Platform for collaborative DFM

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 6156, Issue , 2006, Pages

  Poppe, Wojtek J ^a   Capodieci, Luigi ^b   Neureuther, Andrew ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT DESIGN; ENHANCED TRANSISTORS; PARAMETRIC YIELD SIMULATORS; PROCESS FLOW;

AERIAL PHOTOGRAPHY; COMPUTATIONAL GEOMETRY; OPTICAL DESIGN; ROBUSTNESS (CONTROL SYSTEMS); TRANSISTORS;

SIMULATORS;

EID: 33745805182     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.657042     Document Type: Conference Paper

References (19)

1. L. W. Liebmann, S. M. Mansfield, A. K. Wong, M. A. Lavin, W. C. Leipold, and T. G. Dunham. "TCAD development for lithography resolution enhancement." IBM Journal of Research and Development, vol.45, no. 5, 2001.
2. Qiaolin Zhang, Tang C, Hsieh T,Maccrae N, Singh B, Poolla K, Spanos C'Comprehensive CD Uniformity Control across Lithography and Etch." SPIE, vol. 5755, 2005.
3. Qiaolin Zhang, Friedberg PD, Cherry Tang, Singh B, Poolla K, Spanos CJ. "Across-wafer CD uniformity enhancement through control of multi-zone PEB profiles. SPIE, vol.5375, no.1, 24 May 2004, pp.276-86. USA.
4. Orshansky M, Milor L, Pinhong Chen, Keutzer K, Chenming Hu. "Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits." IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, vol.21, no.5, May 2002, pp.544-53, USA.
5. Borkar S. "Circuit techniques for subthreshold leakage avoidance, control and tolerance." IEEE. 2005, pp.421-4. Piscataway, NJ, USA.
6. Liebmann LW, Northrop GA, Gulp J, Sigal L, Barish A, Fonseca CA. "Layout optimization at the pinnacle of optical lithography." SPIE, vol.5042, 2003, pp. 1-14. USA.
7. Pileggi L, Schmit H, Strojwas AJ, Gopalakrishnan P, Kheterpal V, Koorapaty A, Patel C, Rovner V, Tong KY. "Exploring regular fabrics to optimize the performance-cost trade-off." Design Automation Conference, IEEE. 2003, pp. 782-7. Piscataway, NJ, USA.
8. Raghvendra S, Hurat P. "DFM: linking design and manufacturing." IEEE, 2005, pp. 705-8. Los Alamitos, CA, USA.
9. Gupta P, Kahng AB. "Manufacturing-aware physical design." ICCAD-2003 IEEE. 2003, pp.681-7. Piscataway, NJ, USA.
10. Nardi A, Sangiovanni-Vincentelli AL. "Logic synthesis for manufacturability." IEEE Design & Test of Computers, vol.21, no.3, May-June 2004, pp. 192-9. USA.
11. Kahng AB, Muddu S, Sharma P. "Defocus-aware leakage estimation and control." IEEE. 2005, pp.263-8.
12. Jie Yang, Capodieci L, Sylvester D. "Advanced timing analysis based on post-OPC patterning process simulations." SPIE, vol.5756, no.1, 2005, pp. 189-97. USA.
13. Cain JP, Spanos CJ. "Electrical linewidth metrology for systematic CD variation characterization and causal analysis." vol.5038, 2003, PP.350-61 USA.
14. Dusa M, Moerman R, Singh B, Friedberg P, Hoobler R, Zavecz T. "Intra-wafer CDU characterization to determine process and focus contributions based on scatterometry metrology." SPIE, vol.5378, no.1, 2004, pp.93-104. USA.
15. Friedberg P, Cao Y, Cain J, Wang R, Rabaey J, Spanos C. "Modeling within-die spatial correlation effects for process-design co-optimization." IEEE Comput. Soc. 2005, pp.516-21. Los Alamitos, CA, USA.
16. Balasinski A. "A methodology to analyze circuit impact of process-related MOSFET geometry." SPIE, vol.5379, no.1, 2004, pp. 85-92. USA
17. Y. Trouiller, et al "65-nm gate OPC optimization with simple electrical model simulation" SPIE, vol.5756, no.38, 2005
18. Poppe W, Capodieci L, and Neureuther A. "From Poly Line to Transistor: Building BSIM Models for Non-Rectangular Transistors." SPIE, vol. 6156, no.26, 2006.
19. Orshansky M, Keutzer K. "A general probabilistic framework for worst case timing analysis." Proceedings 2002 Design Automation Conference. 2002, pp.556-61. New York, NY, USA.