Run-time defragmentation for dynamically reconfigurable hardware

New Algorithms, Architectures and Applications for Reconfigurable Computing

Volumn , Issue , 2005, Pages 117-129

  Gericota, Manuel G ^a   Alves, Gustavo R ^a   Silva, Miguel L ^b   Ferreira, José M ^b,c  

^a INSTITUTO SUPERIOR DE ENGENHARIA DO PORTO   (Portugal)

^b UNIVERSITY OF PORTO   (Portugal)

^c Institutt for Datateknikk Hogskolen i Buskerud   (Norway)

Author keywords

active function; defragmentation; dynamic relocation; fragmentation; partial and dynamic reconfiguration; Reconfigurable computing

Indexed keywords

EID: 33745756000     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/1-4020-3128-9_10     Document Type: Chapter

References (20)

1. Cantó, E., J. M. Moreno, J. Cabestany, I. Lacadena, and J. M. Insenser. (2001). "A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs", IEEE Trans. on VLSI Systems, Vol. 9, No. 1, Feb. 2001, pp. 210-218.
2. Cardoso, J. M. P., and H. C. Neto. (1999). "An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs", Proc. 10th Intl. Conf. on VLSI, pp. 485-496.
3. Compton, K., Z. Li, J. Cooley, S. Knol, and S. Hauck. (2002). "Configuration, Relocationand Defragmentation for Run-Time Reconfigurable Computing", IEEE Trans. on VLSI Systems, Vol. 10, No. 3, June 2002, pp. 209-220.
4. Diessel, O., H. El Gindy, M. Middendorf, H. Schmeck, and B. Schmidt. (2000). "Dynamic scheduling of tasks on partially reconfigurable FPGAs", IEE Proc.-Computer Digital Technology, Vol. 147, No. 3, May 2000, pp. 181-188.
5. Gericota, M. G., G. R. Alves, M. L. Silva, and J. M. Ferreira. (2002). "On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs." In Glesner, M., Zipf, P., and Renovell, M., editors, Proc. 12th Intl. Conf. Field Programmable Logic and Applications: Reconfigurable Computing is Going Mainstream, Lecture Notes in Computer Science 2438, pp. 302-311. Springer.
6. Gericota, M. G., G. R. Alves, M. L. Silva, and J. M. Ferreira. (2003). "Run-Time Management of Logic Resources on Reconfigurable Systems", Proc. Design, Automation and Test in Europe, pp. 974-979.
7. Hauck, S., and G. Borriello. (1997). "An Evaluation of Bipartitioning Techniques", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Vol. 16, No. 8, Aug. 1997, pp. 849-866.
8. Huang, W., and E. J. McCluskey. (2001). "A Memory Coherence Technique for Online Transient Error Recovery of FPGA Configurations", Proc. 9th ACM Intl. Symp. Field Programmable Gate Arrays, pp. 183-192.
9. Jeong, B., S. Yoo, S. Lee, and K. Choi. (2000). "Hardware-Software Cosynthesis for Run-time Incrementally Reconfigurable FPGAs", Proc. 2000 Asia South Pacific Design Automation Conf., pp. 169-174.
10. Kaul, M., and R. Vemuri. (1999). "Temporal Partitioning Combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs", Proc. Design, Automation and Test in Europe, pp. 202-209.
11. Li, Z., and S. Hauck. (2002). "Configuration Prefetching Techniques for Partial Reconfigurable Coprocessor with Relocation and Defragmentation" , Proc. 10th ACM Int. Symp. Field-Programmable Gate Arrays, pp. 187-195.
12. Long, X. P., and H. Amano. (1993). "WASMII: a Data Driven Computer on a Virtual Hardware", Proc. 1st IEEE Workshop on FPGAs for Custom Computing Machines, pp. 33-42.
13. Maestre, R., F. J. Kurdahi, R. Hermida, N. Bagherzadeh, and H. Singh. (2001). "A Formal Approach to Context Scheduling for Multicontext Reconfigurable Architectures", IEEE Trans. on VLSI Systems, Vol. 9, No. 1, Feb. 2001, pp. 173-185.
14. Meißner, M., S. Grimm, W. Straßer, J. Packer, and D. Latimer. (2001). "Parallel Volume Rendering on a Single-Chip SIMD Architecture", Proc. IEEE Symp. on Parallel and Large-data Visualization and Graphics, pp. 107-113.
15. Sanchez-Elez, M., M. Fernandez, R. Maestre, R. Hermida, N. Bagherzadeh, and F. J. Kurdahi. (2002). "A Complete Data Scheduler for Multi-Context Reconfigurable Architectures", Proc. Design, Automation and Test in Europe, pp. 547-552.
16. Singh, H., M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho. (2000). "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications", IEEE Trans. on Computers, Vol. 49, No. 5, May 2000, pp. 465-481.
17. Teich, M., S. Fekete, and J. Schepers. (1999). "Compile-time optimization of dynamic hardware reconfigurations", Proc. Intl. Conf. on Parallel and Distributed Processing Techniques and Applications, pp. 1097-1103.
18. Trimberger, S. (1998). "Scheduling designs into a time-multiplexed FPGA", Proc. Int. Symp. Field Programmable Gate Arrays, pp. 153-160.
19. Vasilko, M. (1999). "DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems", Proc. 9th Intl. Workshop on Field-Programmable Logic and Applications, pp. 124-133.
20. "The Programmable Logic Data Book", Xilinx, Inc., 2002.