Run-time management of logic resources on reconfigurable systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 974-979

  Gericota, Manuel G ^a   Alves, Gustavo R ^a   Silva, Miguel L ^b   Ferreira, José M ^b  

^a INSTITUTO SUPERIOR DE ENGENHARIA DO PORTO   (Portugal)

^b UNIVERSITY OF PORTO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMICALLY RECONFIGURABLE SYSTEMS; EFFICIENT MANAGEMENTS; LOGIC RESOURCES; RECONFIGURABLE; RECONFIGURABLE SYSTEMS; RESOURCE ALLOCATION DECISION; RUNTIME MANAGEMENT; TOOL USE;

EMBEDDED SYSTEMS; EXHIBITIONS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RECONFIGURABLE HARDWARE; STRUCTURAL DESIGN;

PROBLEM SOLVING;

EID: 84893746344     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253731     Document Type: Conference Paper

References (13)

1. X.P. Long, H. Amano, WASMII: A Data Driven Computer on a Virtual Hardware, Proc. 1st IEEE Workshop on FPGAs for Custom Computing Machines, 1993, pp. 33-42
2. J.M.P Cros, H.C. Neto, An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs, Proc. 10th Intl. Conf. on VLSI, 1999, pp. 485-496
3. R. Maestre, F.J. Kurdahi, R. Hermida, N. Bagherzadeh, H. Singh, A Formal Approach to Context Scheduling for Multicontext Reconfigurable Architectures, IEEE Trans. on VLSI Systems, Vol. 9, No. 1, Feb. 2001, pp. 173-185
4. M. Sanchez-Elez, M. Fernandez, R. Maestre, R. Hermida, N. Bagherzadeh, F.J. Kurdahi, A Complete Data Scheduler for Multi-Context Reconfigurable Architectures, Proc. Design, Automation and Test in Europe, 2002, pp. 547-552
5. O. Diessel, H. El Gindy, M. Middendorf, H. Schmeck, B. Schmidt, Dynamic scheduling of tasks on partially reconfigurable FPGAs, IEE Proc.-Computer Digital Technology, Vol. 147, No. 3, May 2000, pp. 181-188
6. M. Vasilko, DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems, Proc. 9th Intl. Workshop on Field-Programmable Logic and Applications, 1999, pp.124-133
7. M. Teich, S. Fekete, J. Schepers, Compile-Time optimization of dynamic hardware reconfigurations, Proc. Intl. Conf. on Parallel and Distributed Processing Techniques and Applications, 1999, pp. 1097-1103
8. M.G. Gericota, G.R. Alves, M.L. Silva, J.M. Ferreira, Active Replication: Towards a Truly SRAM-based FPGA On-Line Concurrent Testing, Proc. 8th IEEE Intl. On-Line Testing Workshop, 2002, pp. 165-169
9. M.G. Gericota, G.R. Alves, M.L. Silva, J.M. Ferreira, On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs, Proc. 12th Intl. Conf. on Field Programmable Logic and Applications, 2002, pp. 302-311
10. Polit?cnico di Torino ITC99 benchmarks. http://www.cad.polito.it/tools/ itc99.html
11. IEEE Std. Test Access Port and Boundary Scan Architecture (IEEE Std 1149.1), IEEE Std. Board, May 1990
12. W. Huang, E.J. McCluskey, A Memory Coherence Technique for Online Transient Error Recovery of FPGA Configurations, Proc. 9th ACM Intl. Symposium on Field-Programmable Gate Arrays, 2001, pp. 183-192
13. S.A. Guccione, D. Levi, P. Sundararajan, JBits Java based interface for reconfigurable computing, Proc. 2nd Military and Aerospace Appl. of Prog. Devices and Technologies Conf., 1999