Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 202-209

  Kaul, Meenakshi ^a   Vemuri, Ranga ^a  

^a University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BEHAVIORAL SPECIFICATION; DESIGN SPACE EXPLORATION; INTEGER LINEAR PROGRAMMING; ITERATIVE SEARCH PROCEDURE; PARTITIONED SOLUTIONS; RUN-TIME RECONFIGURABLE; SEARCH PROCEDURES; TEMPORAL PARTITIONING;

DISCRETE COSINE TRANSFORMS; EXHIBITIONS; INTEGER PROGRAMMING; ITERATIVE METHODS;

DESIGN;

EID: 0002165396     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761123     Document Type: Conference Paper

References (22)

1. R.D.Hudson, D. I. Lehn and P.M.Athanas, "ARun-Time Reconfigurable Engine for Image Interpolation", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '98.
2. M. J. Wirthlin and B. L. Hutchings, "Sequencing Run-Time Reconfigured Hardware with Software", ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA'96.
3. M. Vasiliko and D. Ait-Boudaoud, "Architectural Synthesis for Dynamically Reconfigurable Logic", International Workshop on Field-Programmable Logic and Applications, FPL'96.
4. M. B. Gokhale and J. M. Stone, "NAPA C:Compiling for Hybrid RISC/FPGA Architectures", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '98.
5. J. Spillane and H. Owen, "Temporal Partitioning for Partially-Reconfigurable-Field-Programmable Gate", Reconfigurable Architectures Workshop in IPPS/SPDP'98.
6. I.Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R.Vemuri, "AnIntegrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures", Reconfigurable Architectures Workshop in IPPS/SPDP'98.
7. S. Govindarajan, I. Ouaiss, M. Kaul, V. Srinivasan and R. Vemuri, "An Effective Design Approach for Dynamically Reconfigurable Architectures", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '98.
8. M. Kaul and R. Vemuri, "Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures", Design and Test in Europe, DATE '98.
9. C. H. Gebotys, "Optimal Synthesis of Multichip Architectures", IEEE ICCAD, p238-241, Nov. '92.
10. C. H. Gebotys and M. I. Elmasry, "Optimal VLSI architectural synthesis", Kluwer Academic Publishers.
11. S. Trimberger, "Scheduling designs into a Time-Multiplexed FPGA", ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA'98.
12. S. Trimberger, "A Time-Multiplexed FPGA", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '97.
13. R. Niemann and P. Marwedel, "An Algorithm for Hardware/Software Partitioning UsingMixed Integer Linear Programming", Proceedings of the European Design and Test Conference ED&TC '96.
14. A. Kalavade, "System-Level Codesign of Mixed Hardware-Software Systems", Ph.D. Dissertation, University of California, Berkeley, '95.
15. D. S. Rao and F. Kurdahi,"Hierarchical Design Space Exploration for a Class of Digital Systems", IEEE Transactions on VLSI, v 1, n 3, '93.
16. M. Xu and F. Kurdahi, "Layout Driven High Level Synthesis for FPGA Based Architectures", Design and Test in Europe '98.
17. J. Roy, N. Kumar and R. Vemuri, "DSS: A Distributed High-Level Synthesis System for VHDL Specifications", IEEE Design and Test of Computers '92 .
18. R. Dutta, J. Roy, and R. Vemuri, "Distributed Design Space Exploration for High-Level Synthesis Systems", 29th Design Automation Conference, June '92.
19. G. D. Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill, '94.
20. G.K. Wallace, "The JPEG Still Picture Compression Standard", ACM Communications, '91.
21. Y. Hung, A. Parker, "High-Level Synthesis with Pin Constraints for Multiple-Chip Designs", 29th Design Automation Conference, '92.
22. WILDFORCE Reference Manual, Document #1189-Release Notes, Annapolis Micro Systems, Inc..