Configuration relocation and defragmentation for run-time reconfigurable computing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 3, 2002, Pages 209-220

  Compton, Katherine ^a,b   Li, Zhiyuan ^c   Cooley, James ^a,b   Knol, Stephen ^d   Hauck, Scott ^a,e  

^a IEEE   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

^c MOTOROLA INC   (United States)

^d Tellabs Inc   (United States)

^e UNIVERSITY OF WASHINGTON   (United States)

Author keywords

Configuration management; Field programmable gate arrays; Reconfigurable architectures

Indexed keywords

CONFIGURATION MANAGEMENT; CUSTOM COMPUTING SYSTEMS; DEFRAGMENT CONFIGURATIONS; RECONFIGURABLE ARCHITECTURES;

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER SOFTWARE; LOGIC PROGRAMMING; MICROPROCESSOR CHIPS; RESPONSE TIME (COMPUTER SYSTEMS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0036625327     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.1043324     Document Type: Article

References (20)

1. K. Compton and S. Hauck, "Reconfigurable computing: A survey of systems and software," ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, June 2002.
2. M. J. Wirthlin, "Improving functional density through run-time circuit reconfiguration," Ph.D. dissertion, Electrical and Computer Engineering Department, Brigham Young University, 1997.
3. W. H. Mangione-Smith, "ATR from UCLA," unpublished, 1999.
4. "XC6200: Advance Product Specification," Xilinx, Inc., San Jose, CA, 1996.
5. Virtex™ Configuration Architecture Advanced Users' Guide, Xilinx, Inc., San Jose, CA, 1999.
6. A. DeHon, "DPGA utilization and application," in Proc. ACM/SIGDA Int. Symp. FPGAs, 1996, pp. 115-121.
7. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, 1997, pp. 22-28.
8. K. Compton, J. Cooley, S. Knol, and S. Hauck. (2000) Configuration Relocation and Defragmentation for Reconfigurable Computing. Northwestern University, Evanston, IL. [Online] Available: http://www.ece.nwu.edu~kati/publications.html
9. Z. Li, K. Compton, and S. Hauck, "Configuration caching for FPGAs," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, 2000, pp. 22-36.
10. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS processor with a reconfigurable coprocessor," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, 1997, pp. 12-21.
11. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao, "The Chimaera reconfigurable functional unit," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, 1997, pp. 87-96.
12. M. J. Wirthlin and B. L. Hutchings, "A dynamic instruction set computer," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, 1995, pp. 99-107.
13. S. Cadambi, J. Weener, S. C. Goldstein, H. Schmit, and D. E. Thomas, "Managing pipeline-reconfigurable FPGAs," in Proc. ACM/SIGDA Int. Symp. FPGAs, 1998, pp. 55-64.
14. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer, "PipeRench: A coprocessor for streaming multimedia acceleration," in Proc. 26th Annu. Int. Symp. Computer Architecture, June 1999, pp. 38-49.
15. O. Diessel and H. ElGindy, "Run-time compaction of FPGA designs," in Lecture Notes in Computer Science 1304--Field-Programmable Logic and Applications, W. Luk, P. Y. K. Cheung, and M. Glesner, Eds. Berlin, Germany: Springer-Verlag, 1997, pp. 131-140.
16. B. L. Hutchings, "Exploiting reconfigurability through domain-specific systems," in Lecture Notes in Computer Science 1304--Field-Programmable Logic and Applications, W. Luk, P. Y. K. Cheung, and M. Glesner, Eds. Berlin, Germany: Springer-Verlag, 1997, pp. 193-202.
17. S. Trimberger, "Field Programmable Gate Array With Built-In Bitstream Data Expansion," U.S. Patent 5 426 379, June 20, 1995.
18. ____, "Arrangement of programming bits in the Xilinx 4000 series FPGA," unpublished, 2000.
19. L. A. Belady, "A study of replacement algorithms for virtual storage computers," IBM Syst. J., vol. 5, no. 2, pp. 78-101, 1966.
20. N. E. Young, "The k-server dual and loose competitiveness for paging," Algorithmica, vol. 11, no. 6, pp. 535-541, June 1994.