An application-specific design methodology for STbus crossbar generation

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 1176-1181

  Murali, Srinivasan ^a   De Micheli, Giovanni ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Application specific; Bus; Crossbar; Networks on Chips; SystemC; Systems on Chips

Indexed keywords

COMMUNICATION ARCHITECTURES; MULTIPROCESSOR SYSTEMS ON CHIPS (MPSOC); STANDARD BUS PRODUCTS;

COMMUNICATION SYSTEMS; COMPUTER SIMULATION; CROSSBAR EQUIPMENT; MICROPROCESSOR CHIPS; TELECOMMUNICATION TRAFFIC;

MULTIPROCESSING SYSTEMS;

EID: 33646944677     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.50     Document Type: Conference Paper

References (23)

1. W.Cesario et al., "Component-Based Design Approach for Multi-Core SoCs", DAC 2002, pp.789-794, June, 2002.
2. L.Benini, G.D.Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, pp. 70-78, Jan. 2002.
3. A.Jantsch, H.Tenhunen, "Networks on Chip", Kluwer Academic Publishers, 2003.
4. W.H.Ho, T.M.Pinkston, "A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns", HPCA 2003, pp. 377-388, Feb 2003.
5. T. Yen, W. Wolf, "Communication synthesis for distributed embedded systems", Proc. ICCAD, pp.288-294, Nov. 1995.
6. J. Daveau et al., "Synthesis of system-level communication by an allocation based approach", Proc. ISSS, pp. 150-155, Sept. 1995.
7. M. Gasteier, M. Glesner, "Bus-based communication synthesis on system level", ACM Trans. Design Automation Electron. Syst., ACM TODAES, vol.4, no.1, pp. 1-11, 1999.
8. K. Ryu, V. Mooney, "Automated Bus Generation for Multiprocessor SoC Design, Proc. DATE, pp. 282-287, March 2003.
9. K.Lahiri et al., "Design Space Exploration for Optimizing On-Chip Communication Architectures", IEEE TCAD, vol.23, no.6, pp. 952-961, June 2004.
10. K.Lahiri et al., "Design of High-Performance System-on-Chips using Communication Architecture Tuners", IEEE TCAD, vol.23, no.5, pp. 620-636, May 2004.
11. E.Rijpkema et al., "Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip", DATE 2003, pp. 350-355, Mar 2003.
12. P.Guerrier, A.Greiner,"A generic architecture for on-chip packet switched interconnections", Proc. DATE, pp. 250-256, March 2000.
13. S.Kumar et al., "A network on chip architecture and design methodology," ISVLSI 2002, pp. 105-112, 2002.
14. S.Murali, G.De Micheli, Bandwidth Constrained Mapping of Cores onto NoC Architectures, vol. 2, pp. 20896-20902, Proc. DATE 2004.
15. S.Murali, G.DeMicheli, SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs, pp.914-919, DAC 2004.
16. D. Bertozzi, A. Jalabert, S. Murali, R. Tamahankar, S. Stergiou, L. Benini, G. De Micheli, NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, IEEE Transactions On Parallel And Distributed Systems, Vol. 16, No. 2 February 2005.
17. E. Bolotin. et al., "QNoC: QoS architecture and design process for Network on Chip", The Journal of Systems Architecture, Dec 2003.
18. A. Pinto et. al. "Constraint-Driven Communication Synthesis", Proc. DAC 02, p. 783-788, June 2002.
19. A.Pinto et. al, "Efficient Synthesis of Networks on Chip", ICCD 2003, pp. 146-150, Oct 2003.
20. J.Hu, R.Marculescu,"Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints", ASP-DAC 2003.
21. J.Hu, R.Marculescu, "Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures", Proc. DATE 2003, March 2003.
22. M. Loghi et al., "Analyzing On-Chip Communication in a MPSoC Environment", Proc. DATE 2004, pp. 20752-20757, Feb 2004.
23. ILOG CPLEX, "http://www.ilog.com/products/cplex/"