A force-directed macro-cell placer

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 177-180

  Mo, Fan ^a   Tabbara, Abdallah ^a   Brayton, Robert K ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; MACROS; COMPUTER SIMULATION; DIFFERENTIAL EQUATIONS; INTEGRATED CIRCUIT MANUFACTURE; MICROPROCESSOR CHIPS; PROBABILITY DENSITY FUNCTION;

CELL ORIENTATION; EARLY AWARENESS; FORCE-DIRECTED; FORCE-DIRECTED PLACEMENT; MACRO CELLS; MACRO-CELL PLACEMENTS; ROUTING CONGESTION; RUNTIMES;

COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT LAYOUT;

FORCE DIRECTED PLACEMENT ALGORITHM; MACRO CELL PLACEMENT PROBLEM; WIRE MODEL;

EID: 0034480560     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896470     Document Type: Conference Paper

References (11)

1. H.Eisenmann and F.M.Johannes, "Generic Global Placement and Floorplanning", In Proceedings of the 35dl Design Automation Conference, pages.269-274, 1998.
2. S.Goto. "An Efficient Algorithm for the Two-Dimensional Placement Problem in Electrical Circuit Layout", IEEE Trans. CAS, vol.28, no.1, Jan 1981, pages 12-18.
3. N.R.QuinnJR. and M.A.Breuer, "A Forced Directed Component Placement Procedure for Printed Circuit Boards", IEEE Trans. CAS, vol.26, no.6, Jun 1979, pages 377-388.
4. J.M. KIeinhans, G.Sigl, F.M.Johannes and K. J. Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization", IEEE Trans. CAD, vol.10, no.3, Mar 1991, pages.356-365.
5. H Elawil, S.Arcibi and A.Vannelli, "Attractor-Repeller Approach for Global Placement", In Proceedings of International Conference on Computer-aided Design, pages.20-24, 1999.
6. "Placement and Routing of Electronic Modules", edited by M.Pecht, New York: M.Dekker, 1993.
7. "Algorithms for VLSI physical design automation", edited by N.Sherwani, 3rd ed. Boston: Kluwer Academic Publishers, 1999.
8. Routing in the Third Dimension from VLSI chips to MCMs, edited by N.Sherwani, S.Bhingarde, A.Panyam, IEEE Press.1995.
9. P.Chong, Y.Jiang, S.Khatri, F.Mo, S.Sinha and R.Brayton, "Don't Care Wires in Logic/Physical Design", In the Proceedings of International Workshop on Logic Synthesis, pages 1 -9, 2000.
10. MCNC92 benchmark, http://www.cbl.ncsu.edu/CBL-Docs/lys92.html.
11. S.Khatri, "Cross-talk Noise Immune VLSI Design using Regular Layout Fabrics", PhD thesis. University of California at Berkeley, Spring 2000.