Performance and low power driven VLSI standard cell placement using tabu search

Proceedings of the 2002 Congress on Evolutionary Computation, CEC 2002

Volumn 1, Issue , 2002, Pages 372-377

  Sait, Sadiq M ^a   Minhas, Mahmood R ^a   Khan, Junaid A ^a  

^a KING FAHD UNIVERSITY OF PETROLEUM AND MINERALS   (Saudi Arabia)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC BATTERIES; FUZZY LOGIC; TABU SEARCH;

BENCHMARK CIRCUIT; CONFLICTING OBJECTIVES; INTERCONNECT WIRES; OPTIMIZATION TECHNIQUES; SIMULATED EVOLUTIONS; STANDARD-CELL PLACEMENT; TIMING PERFORMANCE; TOTAL WIRE LENGTH;

PROBLEM SOLVING;

EID: 24944566140     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CEC.2002.1006263     Document Type: Conference Paper

References (13)

1. Sadiq M. Sait and Habib Youssef. Iterative Computer Algorithms with Applications in Engineering: Solving Combinatorial Optimization Problems. IEEE Computer Society Press, California, December 1999.
2. Sadiq M. Sait and Habib Youssef. VLSI Physical Design Automation: Theory and Practice. Mc Graw-Hill Book Company, Europe, 1995.
3. Mahmood R. Minhas. Iterative Algorithms for Timing and Low Power Driven VLSI Standard Cell Placement. Master's thesis, Department of Computer Engineering, King Fahd University of Petroleum and Minerals, Saudi Arabia, Dhahran 31261, June 2001.
4. Habib Youssef, Sadiq M. Sait, and Ali Hussain. Adaptive Bias Simulated Evolution Algorithm for Placement. IEEE International Symposium on Circuits and Systems, pages 355-358, May 2001.
5. K. Shahookar and P. Mazumder. VLSI Cell Placement Techniques. ACM Computing Surveys, 2(23): 143-220, June 1991.
6. K. Chaudhary A. Srinivasan and E. S. Kuh. Ritual: A Performance-driven Placement Algorithm. IEEE Transactions on Circuits and Systems -II, 11(39):825-840, November 1992.
7. H. Vaishnav and Massoud Pedrarn. PCUBE: A Performance Driven Placement Algorithm for Low Power Design. IEEE Design Automation Conference, with Euro- VHDL, pages 7277, 1993.
8. Glenn Holt and Akhilesh Tyagi. GEEP: A Low Power Genetic Algorithm Layout System. IEEE 39th Midwest Symposium on Circuits and Systems, 3:1337-1340, August 1996.
9. Sadiq M. Sait, Habib Youssef, Aiman Al-Maleh, and Mah-mood R. Minhas. Iterative Heuristics for Multiobjective VLSI Standard Cell Placement. INNS-IEEE International Joint Conference on Neural Networks, IJCNN2001, July 2001.
10. Sadiq M. Sait, Habib Youssef, and Juaid A. Khan. Fuzzy Evolutionary Algorithm for VLSI Placement. Genetic and Evolutionary Computer Conference 2001, GECCO-2001, July 2001.
11. Srinivas Devadas and Sharad Malik. A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. 32nd ACM/IEEE Design Automation Conference, 1995.
12. Ronald R. Yager. On ordered weighted averaging aggregation operators in multicriteria decision making. IEEE Transaction on Systems, MAN, and Cybernetics, 18(1), January 1988.
13. R. M. Kling and P. Banerjee. ESP: Placement by Simulated Evolution. IEEE Transaction on Computer-Aided Design, 3(8):245-255, March 1989.