100-Gb/s 2 7-1 and 54-Gb/s 2 11-1 PRBS generators in SiGe bipolar technology

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 10, 2005, Pages 2118-2124

  Knapp, Herbert ^a,b   Wurzer, Martin ^a,b   Perndl, Werner ^c   Aufinger, Klaus ^b   Böck, Josef ^b   Meister, Thomas F ^b  

^a IEEE   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

^c BMW Motoren GmbH   (Austria)

Author keywords

Emitter coupled logic; Pseudorandom bit sequence; SiGe bipolar technology

Indexed keywords

EMITTER-COUPLED LOGIC; PSEUDORANDOM BIT SEQUENCE (PRBS); SIGE BIPOLAR TECHNOLOGY;

BIPOLAR INTEGRATED CIRCUITS; ELECTRIC CLOCKS; SEMICONDUCTING SILICON; SHIFT REGISTERS; SIGNAL PROCESSING;

ELECTRIC GENERATORS;

EID: 27844525364     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.854597     Document Type: Conference Paper

References (18)

1. M. G. Chen and J. K. Notthoff, "A 3.3-V 21-Gb/s PRES generator in AlGaAs/GaAs HBT technology," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1266-1277, Sep. 2000.
2. H. Knapp, M. Wurzer, T. F. Meister, J. Bock, and K. Aufinger, "40 Gbit/s 27-1 PRBS generator IC in SiGe bipolar technology," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Monterey, CA, Sep. 2002, pp. 124-127.
3. 7-1 PRES generator in SiGe using a low-voltage logic family," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2005, pp. 340-341.
4. S. Kim, M. Kapur, M. Meghelli, A. Rylyakov, Y. Kwark, and D. Friedman, "45-Gb/s SiGe BiCMOS PRBS generator and PRBS checker," in Proc. IEEE Custom Integrated Circuits Conference (CICC'03), San Jose, CA, Sep. 2003, pp. 313-316.
5. H. Veenstra, "1-58 Gb/s PRES generator with <1.1 ps RMS jitter in InP technology," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Leuven, Belgium, Sep. 2004, pp. 359-362.
6. 7-1 SiGe PRES generator IC up to 86 Gbit/s," in Proc. 12th GaAs Symp., Amsterdam, The Netherlands, Sep. 2004, pp. 335-338.
7. 11-1 PRBS generators in SiGe bipolar technology," in Proc. Compound Semiconductor IC Symp. (CSICS), Monterey, CA, Oct. 2004, pp. 219-222.
8. 31-1 PRBS generator in SiGe BiCMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2005, pp. 342-343.
9. O. Kromat, U. Langmann, G. Hanke, and W. J. Hillery, "A 10-Gb/s silicon bipolar IC for PRBS testing," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 76-85, Jan. 1998.
10. R. Malasani, C. Bourdé, and G. Gutierrez, "A SiGe 10-Gb/s multi-pattern bit error rate tester," in Proc. Radio Frequency IC Symp. (RFIC), Philadelphia, PA, Jun. 2003, pp. 321-324.
11. 7-l pseudo random bit sequence generator IC in 120 nm bulk CMOS," in Proc. 17th Symp. Integrated Circuits and Systems Design (SBCCI), Sep. 2004, pp. 233-236.
12. S.W. Golomb, Shift Register Sequences. San Francisco, CA: Holden-Day, 1967.
13. R. Eier and H. Malleck, "Anwendung von Multiplextechniken bei der Erzeugung von schnellen Pseudozufallsfolgen," NTZ, vol. 28, pp. 227-231, Jul. 1975.
14. F. Sinnesbichler, A. Ebberg, A. Felder, and R. Weigel, "Generation of high-speed pseudorandom sequences using multiplex-techniques," IEEE Trans. Microw. Theory Tech., vol. 44, no. 12, pp. 2738-2742, Dec. 1996.
15. W. J. McFarland, K. H. Springer, and C.-S. Yen, "1-Gword/s pseudorandom word generator," IEEE J. Solid-State Circuits, vol. 24, no. 3, pp. 747-751, Mar. 1989.
16. J. Böck, H. Schäfer, K. Aufinger, R. Stengl, S. Boguth, R. Schreiter, M. Rest, H. Knapp, M. Wurzer, W. Perndl, T. Böttner, and T. F. Meister, "SiGe bipolar technology for automotive radar applications," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Montreal, Canada, Sep. 2004, pp. 84-87.
17. W. Perndl, W. Wilhelm, H. Knapp, M. Wurzer, K. Aufinger, T. F. Meister, J. Böck, W. Simbürger, and A. L. Scholtz, "A 60 GHz broadband amplifier in SiGe bipolar technology," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Montreal, Canada, Sep. 2004, pp. 293-296.
18. D. Kehrer and H.-D. Wohlmuth, "A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90 nm CMOS," in Proc. Compound Semiconductor IC Symposium (CSICS), Monterey, CA. Oct. 2004, pp. 105-108.