Three extensions to register integration

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 37-47

  Petric, Vlad ^a   Bracy, Anne ^a   Roth, Amir ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

Decoding; Engines; Information science; Logic; Microarchitecture; Out of order; Radio frequency; Registers; Retirement; Testing

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SOFTWARE REUSABILITY; DECODING; ECONOMIC AND SOCIAL EFFECTS; ENGINES; INDEXING (OF INFORMATION); INFORMATION SCIENCE; PROGRAM PROCESSORS; TESTING;

LOGIC; MICRO ARCHITECTURES; OUT OF ORDER; RADIO FREQUENCIES; REGISTERS; RETIREMENT;

INTEGRATION;

EID: 84948973777     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176237     Document Type: Conference Paper

References (17)

1. T. Austin. "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. " MICRO-32, Nov. 1999.
2. Y. Chou, J. Fung, and J. Shen. "Reducing Branch Misprediction Penalties via Dynamic Control Independence Detection. " ICS-13, Jun. 1999.
3. D. Citron, D. Feitelson, and L. Rudolph. "Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units. " ASPLOS-8, Oct. 1998.
4. P. Glaskowsky. "Pentium 4 (Partially) Previewed. " Microprocessor Report, 14(8), Aug. 2000.
5. S. Jourdan, R. Ronen, M. Bekerman, B. Shomar, and A. Yoaz. "A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification. " MICRO-31, Dec. 1998.
6. R. Kessler. "The Alpha 21264 Microprocessor. " IEEE Micro, 19(2), Mar. /Apr. 1999.
7. H.-H. Lee, M. Smelyanskiy, C. Newburn, and G. Tyson. "Stack Value File: Custom Microarchitecture for the Stack. " HPCA-7, Jan. 2001.
8. C. Molina, A. Gonzalez, and J. Tubella. "Dynamic Removal of Redundant Computations. " ICS-13, Jun. 1999.
9. A. Moshovos and G. Sohi. "Streamlining Inter-Operation Communication via Data Dependence Prediction. " MICRO-30, Dec. 1997.
10. S. Onder and R. Gupta. "Load and Store Reuse using Register File Contents. " ICS-15, Jun. 2001.
11. A. Roth and G. Sohi. "Register Integration: A Simple and Efficent Implementation of Squash Reuse. " MICRO-33, Dec. 2000.
12. A. Roth and G. Sohi. "Speculative Data-Driven Multithreading. " HPCA-7, Jan. 2001.
13. A. Roth and G. Sohi. "Squash Reuse via a Simplified Implementation of Register Integration. " JILP-4, 2002.
14. A. Sodani. Dynamic Instruction Reuse. PhD thesis, University of Wisconsin-Madison, Apr. 2000.
15. A. Sodani and G. Sohi. "Dynamic Instruction Reuse. " ISCA-24, Jun 1997.
16. G. Tyson and T. Austin. "Improving the Accuracy and Performance of Memory Communication Through Renaming. " MICRO-30, Dec. 1997.
17. K. Yeager. "The MIPS R10000 Superscalar Microprocessor. " IEEE Micro, Apr. 1996.