Dataflow mini-graphs: Amplifying superscalar capacity and bandwidth

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 18-29

  Bracy, Anne ^a   Prahlad, Prashant ^a   Roth, Amir ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLE-LEVEL SIMULATION; DATAFLOW GRAPHS; DYNAMIC INSTRUCTION STEAM EDITOR (DISE); MINI-GRAPH TABLE (MGT);

ALGORITHMS; BANDWIDTH; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; GRAPH THEORY; SCHEDULING;

PROGRAM PROCESSORS;

EID: 21644444365     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.15     Document Type: Conference Paper

References (27)

1. K. Atasu, L. Pozzi, and P. Ienne. "Automatic Application Specific Instruction Set Extensions Under Microarchitectural Constraints." In DAC-40, Jun. 2003.
2. P. Athanas and H. Silverman. "Processor Reconfiguration Through Instruction Set Metamorphosis." IEEE Computer, Mar. 1993.
3. E. Borch, E. Tune, S. Manne, and J. Emer. "Loose Loops Sink Chips." In HPCA-8, Jan. 2002.
4. P. Brisk, A. Kaplan, R. Kastner, and M. Sarrafzadeh. "Instruction Generation and Regularity Extraction for Reconfigurable Processors." In CASES-02, Oct. 2002.
5. G. Chrysos and J. Emer. "Memory Dependence Prediction using Store Sets." In ISCA-25, Jun. 1998.
6. N. Clark, M. Kudlur, H. Park, S. Mahlke, and K. Flautner. "Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization." In MICRO-37, Dec. 2004.
7. N. Clark, H. Zhong, and S. Mahlke. "Processor Acceleration through Automated Instruction Set Customization." In MICRO-36, Dec. 2003.
8. M. Corliss, E. Lewis, and A. Roth. "DISE: A Programmable Macro Engine for Customizing Applications." In ISCA-30, Jun. 2003.
9. D. Goodwin and D. Petkov. "Automatic Generation of Application Specific Processors." In CASES-03, Oct. 2003.
10. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. "MiBench: A Free, Commercially Representative Embedded Benchmark Suite." In WWC-4, Dec. 2001.
11. J. Hauser and J. Wawrzynek. "Garp: A MIPS Processor with a Reconfigurable Coprocessor." In FCCM-97, Apr. 1997.
12. S. Hu and J. Smith. "Using Dynamic Binary Translation to Fuse Dependent Instructions." In CGO-2, Mar. 2004.
13. Intel Corporation. Mobile Intel Pentium 4 M-Processor Datasheet, Jun. 2003. http://www.intel.com/design/mobile/datashts/250686.htm.
14. I. Kim and M. Lipasti. "Macro-op Scheduling: Relaxing Scheduling Loop Constraints." In MICRO-36, Dec. 2003.
15. C. Lee, M. Potkojnak, and W. Mangione-Smith. "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems." In MICRO-30, Dec. 1997.
16. N. Malik, R. Eickemeyer, and S. Vassiliadis. "Interlock Collapsing ALU for Increased Instruction-Level Parallelism." In MICRO-25, Dec. 1992.
17. R. Nagarajan, K. Sankaralingam, D. Burger, and S. Keckler. "A Design Space Evaluation of Grid Processor Architectures." In MICRO-34, Dec. 2001.
18. S. Patel and S. Lumetta. "rePLay: a Hardware Framework for Dynamic Optimization." IEEE Transactions of Computers, 50(6), Jun. 2001.
19. A. Peymandoust, L. Pozzi, P. Ienne, and G. D. Micheli. "Automatic Instruction Set Extension and Utilization for Embedded Processors." In ASAP-14, Jun. 2003.
20. J. Phillips and S. Vassiliadis. "High-Performance 3-1 Interlock Collapsing ALUs." IEEE Transactions on Computers, 1994.
21. R. Razdan and M. Smith. "A High-Performance Microarchitecture with Hardware Programmable Function Units." In MICRO27, Dec. 1994.
22. Y. Sazeides, S. Vassiliadis, and J. Smith. "The Performance Potential of Data Dependence Speculation and Collapsing." In MICRO-29, Dec. 1996.
23. J. Stark, M. Brown, and Y. Pan. "On Pipelining Dynamic Instruction Scheduling Logic." In MICRO-33, Dec. 2000.
24. S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. "WaveScalar. " In MICRO-36, Dec. 2003.
25. T. Wolf and M. Franklin. "CommBench: A Telecommunications Benchmark for Network Processors." Technical Report WUCS-99-29, University of Washington in St. Louis, Nov. 1999.
26. Z. Ye, A. Moshovos, S. Hauck, and P. Banerjee. "CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit." In ISCA-27, Jun. 2000.
27. S. Yehia and O. Temam. "From Sequences of Dependent Instructions to Functions: A Complexity-Effective Approach for Improving Performance without ILP or Speculation." In ISCA-31, Jun. 2004.