Implementing optimizations at decode time

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 221-232

  Kim, Ilhyun ^a   Lipasti, Mikko H ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DECODING; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM PROCESSORS;

SPECULATIVE DECODE (SD);

PIPELINE PROCESSING SYSTEMS;

EID: 0036286947     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. Instruction pre-processing in trace processors
2. Instruction path coprocessors
3. Characterization of silent stores
4. Silent stores for free
5. On the value locality of store instructions
6. Reducing memory traffic via redundant store instructions
7. Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors
8. Increasing cache port efficiency for dynamic superscalar microprocessors
9. Increasing memory bandwidth with wide buses: Compiler, hardware and performance trade-offs
10. Silence is golden?
11. Instruction translation for an experimental S/390 processor
12. Loose loops sink chips
13. Predictive sequential associative cache
14. The microarchitecture of the Pentium 4 processor
15. Speculative memory cloaking and bypassing
16. POWER4 system microarchitecture
17. AltiVec extension to PowerPC accelerates media processing
18. An efficient algorithm for exploiting multiple arithmetic units