Dynamically reducing pressure on the physical register file through simple register sharing

2004 IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2004, Pages 78-88

  Tran, Liem ^a   Nelson, Nicholas ^a   Ngai, Fung ^a   Dropsho, Steve ^a   Huang, Michael ^a  

^a University of Rochester   (United States)

Author keywords

Frequent values; Register renaming; Register sharing; Simultaneous multithreading (SMT)

Indexed keywords

FREQUENT VALUES; INSTRUCTION LEVEL PARALLELISM (ILP); REGISTER RENAMING; REGISTER SHARING; SIMULTANEOUS MULTITHREADING (SMT);

AUTOMATION; BUFFER STORAGE; COMPUTER PROGRAMMING LANGUAGES; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER);

COMPUTER ARCHITECTURE;

EID: 2642523834     PISSN: None     EISSN: None     Source Type: Book    
DOI: None     Document Type: Conference Paper

References (23)

1. V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. In International Symposium on Computer Architecture, pages 248-259, Vancouver, Canada, June 2000.
2. S. Balakrishnan and G. Sohi. Exploiting Value Locality in Physical Register Files. In International Symposium on Microarchitecture, pages 265-276, San Diego, California, December 2003.
3. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Reducing the Complexity of the Register File in Dynamic Superscalar Processors. In International Symposium on Microarchitecture, pages 237-248, Austin, Texas, December 2001.
4. J. Cruz, A. Gonzalez, M. Valero, and N. Topham. Multiple-Banked Register File Architectures. In International Symposium on Computer Architecture, pages 316-325, Vancouver, Canada, June 2000.
5. J. Farrell and T. Fischer. Issue Logic for a 600-Mhz Out-of-Order Execution Microprocessor. IEEE Journal of Solid-State Circuits, 33(5):707-712, May 1998.
6. A. Gonzalez, J. Gonzalez, and M. Valero. Virtual-Physical Registers. In International Symposium on High-Performance Computer Architecture, pages 175-184, Las Vegas, Nevada, January-February 1998.
7. M. Gowan, L. Biro, and D. Jackson. Power Considerations in the Design of the Alpha 21264 Microprocessor. In Design Automation Conference, pages 726-731, San Francisco, California, June 1998.
8. S. Jourdan, R. Ronnen, M. Bekerman, B. Shomar, and A. Yoaz. A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification. In International Symposium on Microarchitecture, pages 216-225, Dallas, Texas, November-December 1998.
9. R. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 9(2):24-36, March 1999.
10. E. Larson, S. Chatterjee, and T. Austin. MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling. In International Symposium on Performance Analysis of Systems and Soft-ware, pages 1-9, Tucson, Arizona, November 2001.
11. M. Martin, A. Roth, and C. Fischer. Exploiting Dead Value Information. In International Symposium on Microarchitecture, pages 125-135, Research Triangle Park, North Carolina, December 1997.
12. J. Martinez, J. Renau, M. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In International Symposium on Microarchitecture, pages 3-14, Istanbul, Turkey, November 2002.
13. M. Moudgill, K. Pingali, and S. Vassiliadis. Register Renaming and Dynamic Speculation: An Alternative Approach. In International Symposium on Microarchitecture, pages 202-213, Austin, Texas, December 1993.
14. M. Postiff, D. Greene, S. Raasch, and T. Mudge. Integrating Superscalar Processor Components to Implement Register Caching. In International Conference on Supercomputing, pages 348-357, Sorrento, Italy, June 2001.
15. R. Russell. The Cray-1 Computer System. Readings in Computer Architecture, 2000.
16. D. Sima. Register Renaming Techniques. In V. Oklobzija, editor, The Computer Engineering Handbook, chapter 6.2, pages 6.6-6.20. CRC Press, 2002.
17. L. Tran, N. Nelson, F. Ngai, S. Dropsho, and M. Huang. Dynamic Register Sharing for Register Pressure Reduction: Design Issues and Considerations. Technical report, Electrical & Computer Engineering Department, University of Rochester, January 2004.
18. D. Tullsen, S. Eggers, and H. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In International Symposium on Computer Architecture, pages 392-403, Santa Margherita Ligure, Italy, June 1995.
19. S. Wallace and N. Bagherzadeh. A Scalable Register File Architecture for Dynamically Scheduled Processors. In International Conference on Parallel Architectures and Compilation Techniques, pages 179-184, Boston, Massachusetts, October 1996.
20. K. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, 6(2):28-40, April 1996.
21. J. Yi and D. Lilja. Improving Processor Performance by Simplifying and Bypassing Trivial Computations. In International Conference on Computer Design, pages 462-465, Freiburg, Germany, September 2002.
22. J. Zalamea, J. Llosa, E. Ayguadé, and M. Valero. Two-level Hierarchical Register File Organization for VLIW Processors. In International Symposium on Microarchitecture, pages 137-146, Monterey, California, December 2000.
23. Y. Zhang, J. Yang, and R. Gupta. Frequent Value Locality and Value-Centric Data Cache Design. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 150-159, Cambridge, Massachusetts, November 2000.