Squash reuse via a simplified implementation of register integration

Journal of Instruction-Level Parallelism

Volumn 3, Issue , 2002, Pages

  Roth, Amir ^a   Sohi, Gurindar S ^b  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROARCHITECTURES; REGISTER FILES; REGISTER INTEGRATION; SQUASH REUSE;

BANDWIDTH; COMPUTATIONAL METHODS; COMPUTER PROGRAMMING; CONFORMAL MAPPING; DATABASE SYSTEMS; ENERGY UTILIZATION; MATHEMATICAL MODELS; PROGRAM PROCESSORS; REUSABILITY; SUPERVISORY AND EXECUTIVE PROGRAMS;

COMPUTER SCIENCE;

EID: 3242744420     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (25)

1. T. Austin. "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design." In Proc. 32nd International Symposium on Microarchitecture, pages 196-207, Nov. 1999.
2. S. Chatterjee, C. Weaver, and T. Austin. "Efficient Checker Processor Design." In Proc. 33rd International Symposium on Microarchitecture, pages 87-97, Dec. 2000.
3. Y. Chou, J. Fung, and J. Shen. "Reducing Branch Misprediction Penalties via Dynamic Control Independence Detection." In Proc. 1999 International Conference on Supercomputing, pages 109-118, Jun. 1999.
4. G. Chrysos and J. Emer. "Memory Dependence Prediction using Store Sets." In Proc. 25th International Symposium on Computer Architecture, pages 142-153, Jun. 1998.
5. K. Diefendorf. "K7 Challenges Intel." Microprocessor Report, 12(14), Nov. 1998.
6. K. Diefendorf. "HAL Makes SPARCS Fly." Microprocessor Report, 13(5), Nov. 1999.
7. M. Franklin. The Multiscalar Architecture. PhD thesis, University of Wisconsin-Madison, Madison, WI 53706, Nov. 1993.
8. P. Glaskowsky. "Pentium 4 (Partially) Previewed." Microprocessor Report, 14(8), Aug. 2000.
9. L. Gwenapp. "Intel's P6 Uses Decoupled Superscalar Design." Microprocessor Report, 9(2), Feb. 1995.
10. S. Jourdan, R. Ronen, M. Bekerman, B. Shomar, and A. Yoaz. "A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification." In Proc. 31st International Symposium on Microarchitecture, pages 216-225, Dec. 1998.
11. R. Kessler. "The Alpha 21264 Microprocessor."IEEE Micro, 19(2), Mar./Apr. 1999.
12. M. Lipasti. Value Locality and Speculative Execution. PhD thesis, Department of Electrical and Computer Engineering, Carnegie-Mellon University, May 1997.
13. S. Manne, A. Klauser, and D. Grunwald. "Pipeline Gating: Speculation Control for Energy Reduction." In Proc. 25th Annual International Symposium on Computer Architecture, pages 132-141, Jun. 1998.
14. A. Moshovos, S. Breach, T. Vijaykumar, and G. Sohi. "Dynamic Speculation and Synchronization of Data Dependences." In Proc. 24th International Symposium on Computer Architecture, pages 181-193, Jun. 1997.
15. A. Moshovos and G. Sohi. "Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors." In Proc. 6th Annual International Symposium on High-Performance Computer Architecture, pages 301-312, Feb. 2000.
16. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. Smith. "Trace Processors." In Proc. 30th International Symposium on Microarchitecture, pages 138-148, Dec. 1997.
17. E. Rotenberg and J. Smith. "Control Independence in Trace Processors." In Proc. 32nd International Symposium on Microarchitecture, pages 4-15, Nov. 1999.
18. A. Roth. Pre-Execution via Speculative Data Driven Multithreading. PhD thesis, Computer Sciences Department, University of Wisconsin-Madison, Aug. 2001.
19. A. Roth and G. Sohi. "Register Integration: A Simple and Efficent Implementation of Squash Re-Use." In Proc. 33rd Annual International Symposium on Microarchitecture, Dec. 2000.
20. A. Roth and G. Sohi. "Speculative Data-Driven Multithreading." In Proc. 7th International Symposium on High-Performance Computer Architecture, pages 37-48, Jan. 2001.
21. A. Sudani and G. S. Sohi. "Dynamic Instruction Reuse." In Proc. 24th International Symposium on Computer Architecture, pages 194-205, Jun 1997.
22. P. Song. "IBM's Power3 to Replace P2SC." Microprocessor Report, 11(15), Nov. 1997.
23. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor." In Proc. 23rd International Symposium on Computer Architecture, pages 191-202, May 1996.
24. K. Yeager. "The MIPS R10000 Superscalar Microprocessor." IEEE Micro, Apr. 1996.
25. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. "Speculation Techniques for Improving Load-Related Instruction Scheduling." In Proc. 26th Annual International Symposium on Computer Architecture, pages 42-53, May 1999.