Trends in shared memory multiprocessing

Computer

Volumn 30, Issue 12, 1997, Pages 44-50

  Stenström, Per ^a,f,g,h   Hagersten, Erik ^b,i   Lilja, David J ^c,g,j,k,l,m   Martonosi, Margaret ^d,n,o,p   Venugopal, Madan ^e,g,q,r,s  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^b SUN MICROSYSTEMS   (United States)

^c UNIVERSITY OF MINNESOTA   (United States)

^d PRINCETON UNIVERSITY   (United States)

^e HEWLETT PACKARD ENTERPRISE   (United States)

^f LUND UNIVERSITY   (Sweden)

^g IEEE

^h ACM ^*  (Sweden)

ⁱ ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^j University of Minnesota   (United States)

^k UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^l IOWA STATE UNIVERSITY   (United States)

^m ACM

ⁿ Princeton University   (United States)

^o Department of Obstetrics Gynecology   (United States)

^p STANFORD UNIVERSITY   (United States)

^q University of Avicenne   (France)

^r UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^s MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATABASE SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; MULTIPROGRAMMING; RESPONSE TIME (COMPUTER SYSTEMS); STANDARDIZATION; STORAGE ALLOCATION (COMPUTER); TIME SHARING SYSTEMS; USER INTERFACES;

MESSAGE PASSING INTERFACE (MPI); PARALLEL PROGRAMMING MODELS; SHARED MEMORY MULTIPROCESSING;

PARALLEL PROCESSING SYSTEMS;

EID: 0031338702     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/2.642814     Document Type: Review

References (13)

1. A. Grizzaffi Maynard et al., "Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workload," in Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, IEEE CS Press, Los Alamitos, Calif., 1994, pp. 145-155.
2. M. Venugopal, D. Slack, and R. Walters, "A Commercial CFD Application on a Shared Memory Multiprocessor," in High Performance Computing, S. Sahni, V. Prasanna, and V. Bhatkar, eds., McGraw-Hill, New York, 1995, pp. 305-310.
3. B. Carlile, "Seeking the Balance: Large SMP Warehouses," Database Programming Design, Aug. 1996, pp. 44-48.
4. S. VanderWiel, D. Nathanson, and D. Lilja, "Complexity and Performance in Parallel Programming Languages," in Proc. Int'l Workshop High-Level Parallel Programming Models and Supportive Environments, IEEE CS Press, Los Alamitos, Calif., 1997, pp. 3-12.
5. R. Wilson et al., "An Infrastructure for Research on Parallelizing and Optimizing Compilers," SIGPlan Notices, Dec. 1994, pp. 31-37.
6. J. Anderson and M. Lam, "Global Optimizations for Parallelism and Locality on Scalable Parallel Machines," in Proc. SIGPlan Conf. Programming Language Design and Implementation, ACM Press, New York, 1993, pp. 112-125.
7. P. Stenström et al., "Boosting the Performance of Shared Memory Multiprocessors," Computer, July 1997, pp. 63-70.
8. E. Rothberg, J. Pal Singh, and A. Gupta, "Working Sets, Cache Sizes, and Node Granularity Issues for Large-Scale Multiprocessors," in Proc. Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., 1993, pp. 14-25.
9. Computer, special issue on billion-transistor architectures, D. Burger and J. Goodman, eds., Sept. 1997, pp. 46-93.
10. G. Sohi, S. Breach, and T. Vijaykumar, "Multiscalar Processors," in Proc. Int'lSymp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 414-425.
11. J.-Y. Tsai and P.-C. Yew, "The Superthreaded Architecture: Thread Pipelining with Runtime Data Dependence Checking and Control Speculation," in Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, IEEE CS Press, Los Alamitos, Calif., 1996, pp. 35-46.
12. P. Dubey et al., "Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading, in Proc. IFIP WG 10.3 Conf. Parallel Architectures and Compilation Techniques, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 109-121.
13. L. Smarr and C. Catlett, "Metacomputing," Comm. ACM, June 1992, pp. 45-52.