Amorphous silicon back-plane electronics for OLED displays

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 10, Issue 1, 2004, Pages 58-69

  Nathan, Arokia ^a   Kumar, Anil ^a   Sakariya, Kapil ^a   Servati, Peyman ^a   Karim, Karim S ^a   Striakhilev, Denis ^a   Sazono, Andrei ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Active matrix backplane; Amorphous silicon; Organic light emitting diode; Pixel drive circuits; Stability of threshold voltage; Thin film transistor

Indexed keywords

AMORPHOUS SILICON; COMPUTER SIMULATION; DEMULTIPLEXING; ELECTRONIC PROPERTIES; LIQUID CRYSTAL DISPLAYS; PLASTICS; THIN FILM TRANSISTORS; THRESHOLD VOLTAGE; TOPOLOGY;

ACTIVE MATRIX BACKPLANE; CELL PHONES; PIXEL DRIVE CIRCUITS; VERILOGA HARDWARE;

LIGHT EMITTING DIODES;

EID: 2442568791     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSTQE.2004.824105     Document Type: Review

References (40)

1. A. Nathan, K. Sakariya, A. Kumar, P. Servati, and D. Striakhilev, "Amorphous silicon back-plane electronics for OLED displays," in Proc. IEEE/LEOS Ann. Meeting, Glasgow, U.K., Nov. 10-14, 2002, pp. 303-304.
2. A. Nathan, K. Sakariya, A. Kumar, P. Servati, K. S. Karim, D. Striakhilev, and A. Sazonov, "Amorphous silicon TFT circuit integration for OLED displays on glass and plastic," in Proc. Custom Integrated Circuits Conf., San Jose, CA, Sept. 21-24, 2003, pp. 215-222.
3. T. Tsukada, "Active-matrix liquid-crystal displays," in Technology and Applications of Hydrogenated Amorphous Silicon, R. A. Street, Ed. New York: Springer, 2000, pp. 7-93.
4. R. M. A. Dawson and M. G. Kane, "Pursuit of active matrix organic light emitting diode displays," in Dig. Technical Papers, SID Int. Symp., San Jose, CA, June 5-7, 2001, pp. 372-375.
5. D. Stryahilev, A. Sazonov, and A. Nathan, "Amorphous silicon nitride deposited at 120°C for OLED-TFT arrays on plastic substrates," J. Vac. Sci. Technol. A, vol. 20, no. 4, pp. 1087-1090, 2002.
6. Welcome to 2010 [Online]. Available: www.businessweek.com/reprints/00-10/ b3 671 021.htm
7. Cambridge Display Technology [Online], Available: www.cdtltd.co.uk/
8. Universal Display Corp. [Online]. Available: www.universaldisplay.com/
9. T-shift compensated a-Si:H pixel circuits for AMOLED displays," in Proc. Euro Display 2002:22nd Int. Display Research Conf., Nice, France, Oct. 1-4, 2002, pp. 609-612.
10. P. Servati, S. Prakash, A. Nathan, and C. Py, "Amorphous silicon driver circuits for OLED displays," J. Vac. Sci. Technol. A, vol. 20, no. 4, pp. 1374-1378, 2002.
11. D. P. Gosain, A. Machida, T. Fujino, Y. Hitsuda, K. Nakano, and J. Sato, "Formation of (100)-textured si film using an excimer laser on glass substrate," Jpn. J. Appl. Phys., vol. 42, pp. L135-L137, 2003.
12. P. Servati, K. S. Karim, and A. Nathan, "Static characteristics of a-Si:H dual-gate TFT's," IEEE Trans. Electron Devices, vol. 50, pp. 926-932, Apr. 2003.
13. P. Servati and A. Nathan, "Modeling of the reverse characteristics of a-Si:H TFT's," IEEE Trans. Electron Devices, vol. 49, pp. 812-819, May 2002.
14. _, "Modeling of the static and dynamic behavior of a-Si:H TFT's," J. Vac. Sci. Technol. A, vol. 20, no. 4, pp. 1374-1378, 2002.
15. T. Leroux, "Static and dynamic analysis of amorphous-silicon field-effect transistors," Solid-State Electron., vol. 29, no. 1, pp. 47-58, 1986.
16. K. Khakzar and E. H. Lueder, "Modeling of amorphous-silicon thin-film transistors for circuit simulations with SPICE," IEEE Trans. Electron Devices, vol. 39, pp. 1428-1434, June 1992.
17. S.-S. Chen and J. B. Kuo, "An analytical a-Si:H TFT DC/capacitance model using an effective temperature approach for deriving a switching time model for an inverter circuit considering deep and tail states," IEEE Trans. Electron Devices, vol. 41, pp. 1169-1178, July 1994.
18. R. A. Street, M. J. Thompson, and N. M. Johnson, "The electrical characterization of surfaces, interfaces and contacts to a-Si:H," Phil. Mag. B, vol. 51, no. 1, pp. 1-17, 1985.
19. A. Nathan, M. Austin, and D. Pereira, "Correlation between leakage current and overlap capacitance in a-Si:H TFT's," in Proc. IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensor, Karuizawa, Japan, June 10-12, 1999, pp. 126-129.
20. C. T. Angelis, C. A. Dimitriadis, I. Samaras, J. Brini, G. Kamarinos, V. K. Gueorguiev, and Tz. E. Ivanov, "Study of leakage current in n-channel and p-channel polycrystalline silicon thin-film transistors by conduction and low frequency noise measurements," J. Appl. Phys., vol. 82, no. 8, pp. 4095-4101, 1997.
21. S. C. Jain, W. Geens, V. Kumar, A. Kapoor, A. Mehra, T. Aernouts, J. Poortmans, R. Mertens, and M. Willander, "A unified model for the space charge limited currents in organic materials combining field dependent mobility and Poole-Frenkel detrapping," in Proc Mat. Res. Soc. Symp., vol. 665, 2001, pp. C8.12.1-C8.12.6.
22. L. Colalongo, M. Valdinoci, A. Pellegrini, and M. Rudan, "Dynamic modeling of amorphous- and polycrystalline-silicon devices," IEEE Trans. Electron Devices, vol. 45, pp. 826-833, Apr. 1998.
23. M. J. Powell, C. van Berkel, I. D. French, and D. H. Nicholls, "Bias dependence of instability mechanisms in amorphous silicon thin film transistors," Appl. Phys. Lett., vol. 51, p. 1242, 1987.
24. T compensation for low noise digital fluoroscopy," in Proc. Tech. Dig., IEEE Int. Electron Devices Meeting, San Francisco, CA, Dec. 8-11, 2002, pp. 215-218.
25. P. Servati, D. Striakhilev, and A. Nathan, "Above-threshold parameter extraction and modeling of amorphous silicon thin film transistors," IEEE Trans. Electron Devices, vol. 50, pp. 2227-2235, Nov. 2003.
26. G. Gu and S. R. Forrest, "Design of flat-panel displays based on organic light- emitting devices," IEEE J. Select. Topics Quantum Electron., vol. 4, pp. 83-99, Jan./Feb. 1998.
27. Vitex Systems [Online]. Available: www.vitexsys.com/solution.html
28. Y. He, R. Hattori, and J. Kanicki, "Current-source a-Si:H thin film transistor circuit for active matrix organic light emitting displays," IEEE Electron Device Letts., vol. 21, p. 590, 2000.
29. E. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., pp. 55-63, Jan. 1948.
30. K. S. Karim, A. Nathan, M. Hack, and W. I. Milne, "Drain bias dependence of threshold voltage stability of amorphous silicon thin-film transistors," IEEE Electron Divice Letts., to be published.
31. H. Gleskova, S. Wagner, and Z. Suo, "A-Si:H TFT's made on polyimide foil by PE-CVD at 150 degrees C," in Proc. Mat. Res. Soc. Symp., vol. 508, 1998, pp. 73-78.
32. C.-S, Yang, L. L. Smith, C. B. Arther, and G. N. Parsons, "Stability of low-temperature amorphous silicon thin film transistors formed on glass and transparent plastic substrates," J. Vac. Sci. Technol. B, vol. 18, no. 2, pp. 683-689, 2000.
33. A. Sazonov, A. Nathan, and D. Striakhilev, "Materials optimization for thin film transistors fabricated at low temperature on plastic substrate," J. Non-Cryst. Solids, vol. 266-269, pp. 1329-1334, 2000.
34. A. Kumar, K. Sakariya, P. Servati, S. Alexander, D. Striakhilev, K. S. karim, A. Nathan, M. Hack, E. Williams, and G. E. Jabbour, "Design considerations for active matrix organic light emitting diode arrays," Proc. Inst. Elect. Eng., vol. 150, pp. 322-328, Feb. 2003.
35. Y. Uchida, Y. Nara, and M. Matsumura, "Proposed vertical-type amorphous-silicon field-effect transistors," IEEE Electron Device Lett., vol. EDL-5, pp. 105-107, 1984.
36. I. Chan, B. Park, A. Sazonov, and A. Nathan, "Process considerations for small area a-Si:H vertical thin film transistors," in Proc. Electrochem. Soc. Symp., vol. 31, 2000, pp. 63-69.
37. I. Chan and A. Nathan, "Dry etch process optimization for small-area a-Si:H vertical thin film transistors," J. Vac. Sci. Technol. A, vol. 20, no. 4, pp. 962-965, 2002.
38. S. Sivoththaman, Personal Communication. Waterloo, ON, Canada: Univ. Waterloo, 2000.
39. S. K. Kim, Y. J. Choi, W. K. Kwak, K. S. Cho, and J. Jang, "A novel coplanar amorphous silicon thin-film transistor using silicide layers," IEEE Electron Device Lett., vol. 20, pp. 33-35, Jan. 1999.
40. M. J. Powell, C. Glasse, P. W. Green, I. D. French, and I. J. Stemp, "An amorphous silicon thin-film transistor with fully self-aligned top gate structure," IEEE Electron Device Lett., vol. 21, pp. 104-106, Mar. 2000.