Clockless circuits and system synthesis

IEE Proceedings: Computers and Digital Techniques

Volumn 152, Issue 3, 2005, Pages 298-316

  Sokolov, D ^a   Yakovlev, A ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; DIGITAL FILTERS; FUZZY SETS; MICROPROCESSOR CHIPS; PETRI NETS; SYNCHRONIZATION;

FINITE STATE MACHINE (FSM); GREATEST COMMON DIVISOR (GCD); MONOGRAPHS; SYSTEM-ON-CHIP (SOC);

VLSI CIRCUITS;

EID: 22944484715     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cdt:20045094     Document Type: Conference Paper

References (57)

1. Moore, G.: 'Cramming more components onto integrated circuits', Electronics, 1965, 38, (8), pp. 68-70
2. Jantsch, A.: 'Modelling embedded systems and SoCs: concurrency and time in models of computation' (Morgan Kaufmann, 2004)
3. Hauck, S.: 'Asynchronous design methodologies: an overview', Proc. IEEE, 1995, 83, (1), pp. 69-93
4. http://www.cs.man.ac.uk/async/background/index.html
5. Cortadella, J., Kishinevsky, M., Knodratyev, A., Lavagno, L., and Yakovlev, A.: 'Logic synthesis for asynchronous controllers and interfaces' (Springer-Verlag, Berlin, Germany, March 2002)
6. Myers, C.J.: 'Asynchronous circuit design' (Wiley-interscience, John Wiley &Sons, Inc., 2001)
7. http://www.cs.man.ac.uk/async/pubwork/index.html
8. Chapiro, D.M.: 'Globally-asynhronous locally-synchronous systems'. PhD thesis, Stanford University, October 1984
9. Yun, K.Y., and Donohue, R.P.: 'Pausible clocking: a first step toward heterogeneous systems'. Proc. Int. Conf. Computer Deign (ICCD), October 1996
10. Muttersbach, J., Villiger, T., and Fichtner, W.: 'Practical design of globally-asynchronous locally-synchronous systems'. Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems ASYNC, April 2000, pp. 52-59
11. Dobkin, R., Ginosar, R., and Sotiriou, C.P.: 'Data synchronization issues in GALS SoCs'. Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC), IEEE Computer Society Press, April 2004, pp. 170-179
12. Muttersbach, J.: 'Globally-asynchronous locally-synchronous architectures for VLSI systems'. PhD thesis, Swiss Federal Institute of Technology (ETH), Zürich, Switzerland 2001
13. Davis, A., and Nowick, S.M.: 'An introduction to asynchronous circuit design'. Technical Report UUCS-97-013, University of Utah, September 1997
14. Kessels, J., Kramer, T., Peeters, A., and Timm, V.: 'DESCALE: a design Experiment for a smart card application consuming low energy' (Kluwer Academic Publishers, 2001)
15. Sparsø, J., and Furber, S.: 'Principles of asynchronous circuit design: A system perspective' (Kluwer, 2001)
16. van Berkel, K., Kessels, J., Roncken, M., Saeijs, R., and Schalij, F.: The VLSI-programming language Tangram and its translation into handshake circuits'. Proc. European Conf. on Design Automation (EDAC), 1991, pp. 384-389
17. Bardsley, A.: 'Implementing Balsa handshake circuits', PhD thesis, Dept. of Computer Science, University of Manchester, UK, 2000
18. Dindhuc, A., Rigaud, J.-B., Rezzag, A., Sirianni, A., Fragoso, J.L., Fesquet, L., and Renaudin, M.: Tima asynchronous synthesis tools'. Communication to ACID Workshop, January 2002
19. Hoare, C.A.R.: 'Communicating sequential processes' (Prentice-Hall, 1985)
20. Blunno, I., and Lavagno, L.: 'Automated synthesis of micro-pipelines from behavioral Verilog HDL'. Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC), IEEE Computer Society Press, April 2000, pp. 84-92
21. Burns, F., Shang, D., Koelmans, A., and Yakovlev, A.: 'An asynchronous synthesis toolset using Verilog'. Proc. Design, Automation and Test in Europe (DATE), February 2004, pp. 724-725
22. Shang, D., Burns, F., Koelmans, A., Yakovlev, A., and Xia, F.: 'Asynchronous system synthesis based on direct mapping using VHDL and Petri nets', IEE Proc. Comput. Digit. Tech., 2004, 151, (3)
23. Sacker, M., Brown, A., and Rushton, A.: 'A general purpose behavioural asynchronous synthesis system'. Proc Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC), IEEE Computer Society Press, Apr. 2004, pp. 125-134
24. Venkataramani, G., Budiu, M., Chelcea, T., and Copen Goldstein, S.: 'C to asynchronous dataflow circuits: an end-to-end toolflow'. Int. Workshop on Logic Synthesis, June 2004
25. Sutherland, I.: 'Micropipelines', Commun. ACM, 1989, 32, (6), pp. 720-738
26. Smirnov, A., Taubin, A., and Rosenblum, L.: 'Gate transfer level synthesis as an automated approach to fine-grain pipelining'. Proc. Int. Conf. on Application and Theory of Petri Nets, June 2004
27. Sokolov, D., Murphy, J., Bystrov, A., and Yakovlev, A.: 'Improving the security of dual-rail circuits'. Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES), August 2004
28. Kondratyev, A., and Lwin, K.: 'Design of asynchronous circuits using synchronous CAD tools', IEEE Des. Test Comput., 2002, 19, (4), pp. 107-117
29. Chelcea, T., Bardsley, A., Edwards, D., and Nowick, S.M.: 'A burst-mode oriented back-end for the Balsa synthesis system'. Proc. Design, Automation and Test in Europe (DATE), March 2002, pp. 330-337
30. Chou, W.C., Beerel, P.A., and Yun, K.Y.: 'Average-case technology mapping of asynchronous burst-mode circuits', IEEE Trans. Comput Aided Des. Integr. Circuits. Syst., 1999, 18, (10), pp. 1418-1434
31. Cortadella, J., Kishinevky, M., Kondratyev, A., Lavagno, L., and Yakovlev, A.: 'Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers'. Proc. Conf. on Design of Integrated Circuits and Systems, Barcelona, Spain, November 1996
32. Sokolov, D., Bystrov, A., and Yakovlev, A.: 'STG optimisation in the direct mapping of asynchronous circuits'. Proc. Design, Automation and Test in Europe (DATE), Munich, Germany, IEEE Computer Society Press, March 2003
33. Bardsley, A., and Edwards, D.: 'Compiling the language Balsa to delay-insensitive hardware', in Kloos, C.D., and Cerny, E. (Eds.): 'Hardware description languages and their applications (CHDL)' (1997), pp. 89-91
34. Edwards, D., and Bardsley, A.: 'Balsa: an asynchronous hardware synthesis language', Comput. J., 2002, 45, (1), pp. 12-18
35. Montanari, U., and Rossi, F.: 'Acta informatica', Technical report, 1995
36. Yakovlev, A., Koelmans, A., and Lavagno, L.: 'High-level modeling and design of asynchronous interface logic', IEEE Des. Test Comput., 1995, 12, (1), pp. 32-40
37. Rosenblum, L., and Yakovlev, A.: 'Signal graphs: from self-timed to timed ones'. Proc. Int. Workshop on Timed Petri Net, Torino, Italy, July 1985, IEEE Computer Society Press, pp.199-207
38. Jensen, K.: 'Coloured Petri nets: basic concepts, analysis methods and practical use' (Springer-Verlag, 1997), Vol. 1
39. Ligthart, M., Fant, K., Smith, R., Taubin, A., and Kondratyev, A.: 'Asynchronous design using commercial HDL synthesis tools'. Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC), IEEE Computer Society Press, April 2000, pp. 114-125
40. Huffman, D.A.: 'The synthesis of sequential switching circuits', in Moore, E.F. (Ed.): 'Sequential machines: selected, papers' (Addison-Wesley, 1964),
41. reprinted from J. Franklin Inst. 1954. Vol. 257, (3), pp. 161-190, and (4), pp. 275-303
42. Unger, S.H.: 'Asynchronous sequential switching circuits' (Wiley-Interscience, John Wiley & Sons, Inc., New York, USA, 1969)
43. Hollaar, L.A.: 'Direct implementation of asynchronous control units', IEEE Trans. Comput., 1982, C-31, (12), pp. 1133-1141
44. Patil, S.S., and Dennis, J.B.: 'The description and realization of digital systems'. Proc. IEEE COMPCON, 1972, pp. 223-226
45. Kishinevsky, M., Kondratyev, A., Taubin, A., and Varshavsky, V.: 'Concurrent hardware: the theory and practice of self-timed design' (Wiley-Interscience, John Wiley & Sons, Inc., 1994), Series in Parallel Computing
46. David, R.: 'Modular design of asynchronous circuits defined by graphs', IEEE Trans. Comput., 1977, 26, (8), pp. 727-737
47. Muller, D.E. and Bartky, W.S.: 'A theory of asynchronous circuits'. Proc. Int. Symp. on Theory of Switching, Harvard University Press, Apr. 1959, pp. 204-243
48. Varshavsky, V., and Marakhovsky, V.: 'Asynchronous control device design by net model behavior simulation', Lect. Notes Comput. Sci., 1996, 1091, pp. 497-515
49. Bystrov, A. and Yakovlev, A.: 'Asynchronous circuit synthesis by direct mapping: Interfacing to environment'. Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC), Manchester, UK, IEEE Computer Society Press, April 2002, pp. 127-136
50. Sutherland, I., and Fairbanks, S.: 'GasP: a minimal FIFO control'. Proc. Int. Symp. on Advanced, Research in Asynchronous Circuits and Systems (ASYNC), IEEE Computer Society Press, March 2001, pp. 46-53
51. Milner, R.: 'Communication and concurrency' (Prentice-Hall, 1989)
52. Chu, T.A.: 'Synthesis of self-timed VISI circuits from graph-theoretic specifications'. PhD thesis, June 1987
53. Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., and Yakovlev, A.: 'A Region-based theory for state assignment in speed-independent circuits', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 1997, 16, (8), pp. 793-812
54. Madalinski, A., Bystrov, A., Khomenko, V., and Yakovlev, A.: 'Visualization and resolution of coding conflicts in asynchronous circuit design'. Proc. Design, Automation and Test in Europe (DATE), IEEE Computer Society Press, Mar 2003
55. Khomenko, V.: 'Model checking based on Petri net unfolding prefixes' PhD thesis, School of Computer Science, University of Newcastle upon Tyne, UK, 2002
56. Carmona, J., and Cortadella, J.: 'A structural encoding technique for the synthesis of asynchronous circuits'. Proc. Int. Conf. Application of Concurrency to System Design, June 2001, pp. 157-166
57. Carmona, J.: 'Structural methods for the synthesis of well-formed concurrent specification'. PhD thesis, Software Department, Universitat Politécnica de Catalunya, March 2004