-
2
-
-
0008862067
-
An introduction to asynchronous circuit design
-
in Kent, A., and Williams, J.G. (Eds.); (Marcel Dekker, New York)
-
Davis, A.I., and Nowick, S.M.: 'An introduction to asynchronous circuit design', in Kent, A., and Williams, J.G. (Eds.): 'The Encyclopaedia of Computer Science and Technology' (Marcel Dekker, New York, 1998), vol. 38
-
(1998)
The Encyclopaedia of Computer Science and Technology
, vol.38
-
-
Davis, A.I.1
Nowick, S.M.2
-
4
-
-
2942743883
-
-
The Petrify tool, http://www.lsi.upc.es/~jordic/petrify/
-
-
-
-
5
-
-
0027101293
-
The VLSI-programming language Tangram and its translation into handshake circuits
-
van Berkel, C.H., Kessels, J., Roncken, M., Saeijs, R., and Schalij, F.: 'The VLSI-programming language Tangram and its translation into handshake circuits'. Proc. European Conf. on Design Automation (EDAC), 1991, pp. 384-389
-
Proc. European Conf. on Design Automation (EDAC), 1991
, pp. 384-389
-
-
Van Berkel, C.H.1
Kessels, J.2
Roncken, M.3
Saeijs, R.4
Schalij, F.5
-
7
-
-
0023563761
-
Synthesis of self-timed VLSI circuits from graph-theoretic specifications
-
PhD thesis, MIT Laboratory for Computer Science, June
-
Chu, T.-A.: 'Synthesis of self-timed VLSI circuits from graph-theoretic specifications'. PhD thesis, MIT Laboratory for Computer Science, June 1987
-
(1987)
-
-
Chu, T.-A.1
-
10
-
-
0017525050
-
Modular design of asynchronous circuits defined by graphs
-
David, R.: 'Modular design of asynchronous circuits defined by graphs', IEEE Trans. Comput., 1977, 26 (8), pp. 727-737
-
(1977)
IEEE Trans. Comput.
, vol.26
, Issue.8
, pp. 727-737
-
-
David, R.1
-
12
-
-
22444453975
-
Petri nets and digital hardware design
-
Yakovlev, A., and Koelmans, A.: 'Petri nets and digital hardware design', in Lectures on Petri nets II: Applications, Advances in Petri nets, 1998, vol. 1492, pp. 154-236
-
(1998)
Lectures on Petri Nets II: Applications, Advances in Petri Nets
, vol.1492
, pp. 154-236
-
-
Yakovlev, A.1
Koelmans, A.2
-
13
-
-
2942705212
-
Asynchronous communication circuits: Design, test, and synthesis
-
PhD thesis, University of Newcastle upon Tyne
-
Shang, D.: 'Asynchronous communication circuits: Design, test, and synthesis'. PhD thesis, University of Newcastle upon Tyne, 2003
-
(2003)
-
-
Shang, D.1
-
14
-
-
0004293608
-
-
(Kluwer, Dordrecht, Netherlands)
-
Eles, P., Kuchcinski, K., and Peng, Z.: 'System synthesis with VHDL' (Kluwer, Dordrecht, Netherlands, 1998)
-
(1998)
System Synthesis with VHDL
-
-
Eles, P.1
Kuchcinski, K.2
Peng, Z.3
-
15
-
-
0036290983
-
Asynchronous circuit synthesis via direct translation
-
Shang, D., Xia, F., and Yakovlev, A.: 'Asynchronous circuit synthesis via direct translation', Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Scottsdale, Arizona, 26-29 May 2002, vol. 3, pp. 369-372
-
Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Scottsdale, Arizona, 26-29 May 2002
, vol.3
, pp. 369-372
-
-
Shang, D.1
Xia, F.2
Yakovlev, A.3
-
16
-
-
2942730866
-
Synthesis of asynchronous data paths and controllers using PNs
-
Burns, F., Shang, D., Koelmans, A., and Yakovlev, A.: 'Synthesis of asynchronous data paths and controllers using PNs'. Proc. 12th UK Asynchronous Forum, London, 17-18 June 2002
-
Proc. 12th UK Asynchronous Forum, London, 17-18 June 2002
-
-
Burns, F.1
Shang, D.2
Koelmans, A.3
Yakovlev, A.4
-
18
-
-
0008548616
-
-
Yakovlev, A., Gomes, L., and Lavagno, L. (Eds.); (Kluwer)
-
Yakovlev, A., Gomes, L., and Lavagno, L. (Eds.): 'Hardware design and Petri nets' (Kluwer, 2000)
-
(2000)
Hardware Design and Petri Nets
-
-
-
19
-
-
0029267144
-
High-level modeling and design of asynchronous interface logic
-
Yakovlev, A., Koelmans, A., and Lavagno, L.: 'High-level modeling and design of asynchronous interface logic', IEEE Des. Test Comput., 1995, 12, (10), pp. 32-40
-
(1995)
IEEE Des. Test Comput.
, vol.12
, Issue.10
, pp. 32-40
-
-
Yakovlev, A.1
Koelmans, A.2
Lavagno, L.3
-
20
-
-
2942707157
-
A tight packing scheduling algorithm using closeness tables
-
Technical report, School of EECE, University of Newcastle (to be published)
-
Burns, F.: 'A tight packing scheduling algorithm using closeness tables'. Technical report, School of EECE, University of Newcastle (to be published)
-
-
-
Burns, F.1
-
21
-
-
0015644291
-
Circuit technology in a large computer system
-
Kinniment, D.J., and Edwards, D.G.B.: 'Circuit technology in a large computer system', Radio Electron. Eng., 1973, 43, (7), pp. 435-441
-
(1973)
Radio Electron. Eng.
, vol.43
, Issue.7
, pp. 435-441
-
-
Kinniment, D.J.1
Edwards, D.G.B.2
-
22
-
-
2942709097
-
Self-timed and speed-independent latch circuits
-
Bystrov, A., Shang, D., Xia, F., and Yakovlev, A.: 'Self-timed and speed-independent latch circuits'. Proc. 6th UK Asynchronous Forum, Manchester, UK, 12-13 July 1999
-
Proc. 6th UK Asynchronous Forum, Manchester, UK, 12-13 July 1999
-
-
Bystrov, A.1
Shang, D.2
Xia, F.3
Yakovlev, A.4
-
23
-
-
0008349738
-
An asynchronous DMA controller
-
MPhil thesis, University of Manchester, April
-
Jantaraprim, C.: 'An asynchronous DMA controller'. MPhil thesis, University of Manchester, April 2000
-
(2000)
-
-
Jantaraprim, C.1
-
24
-
-
0031095038
-
Design an asynchronous processor using Petri nets
-
Semenov, A., Koelmans, A., Lloyd, L., and Yakovlev, A.: 'Design an asynchronous processor using Petri nets', IEEE Micro, 1997, 17, (2), pp. 54-64
-
(1997)
IEEE Micro
, vol.17
, Issue.2
, pp. 54-64
-
-
Semenov, A.1
Koelmans, A.2
Lloyd, L.3
Yakovlev, A.4
|