A general purpose behavioural asynchronous synthesis system

Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems

Volumn 10, Issue , 2004, Pages 125-134

  Sacker, Mathew ^a   Brown, Andrew D ^a   Wilson, Peter R ^a   Rushton, Andrew J ^a  

^a NONE

Author keywords

Asynchronous synthesis; Behavioural synthesis; Cryptography

Indexed keywords

ALGORITHMS; COMBINATORIAL CIRCUITS; COMPUTATIONAL COMPLEXITY; CRYPTOGRAPHY; DATA TRANSFER; OPTIMIZATION; SIGNAL INTERFERENCE; SYNCHRONIZATION;

ASYNCHRONOUS SYNTHESIS; BEHAVIORAL SYNTHESIS; DATA TRANSFER LEVEL (DTL); REGISTER TRANSFER LEVEL (RTL);

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 2942670412     PISSN: 15228681     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (42)

1. E. Brunvand, S. Nowick, and K. Yun, "Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces," presented at Design Automation Conference, Piscataway, NJ, 1999.
2. S. Hauck, "Asynchronous Design Methodologies: An Overview," Proceedings of the IEEE, vol. 83, pp. 69-93, 1995.
3. C. J. Myers, Asynchronous Circuit Design: John Wiley & Sons, Inc, 2001.
4. A. D. Brown, K. R. Baker, and A. C. Williams, "Online testing of statically and dynamically scheduled synthesized systems," IEEE Transactions on Computer Aided Design, vol. 16, pp. 47-57, 1997.
5. Z. A. Baidas, A. D. Brown, and A. C. Williams, "Floating Point Behavioural Synthesis," IEEE Transactions on Computer Aided Design, vol. 20, pp. 828-839, 2001.
6. A. C. Williams, A. D. Brown, and M. Zwolinski, "Simultaneous optimisation of dynamic power, area and delay in behavioural synthesis," IEE Proceedings on Computers and Digital Techniques, vol. 147, pp. 383-390, 2000.
7. K. R. Baker and A. J. Currie, "Multiple Objective Optimisation in a Behavioural Synthesis System," IEE Proceedings - G, vol. 140, pp. 253-260, 1993.
8. M. C. McFarland, A. C. Parker, and R. Camposano, "Tutorial on High-Level Synthesis," presented at Design Automation Conference, 1988.
9. G. De Micheli, Synthesis and Optimization of Digital Circuits: McGraw Hill International Editions, 1994.
10. H. Shiraishi and F. Hirose, "Efficient Placement and Routing Techniques for Master Slice LSI," presented at Design Automation Conference, Minneapolis, Minn., 1980.
11. P. G. Paulin and J. P. Knight, "Force-Directed Scheduling for the Behavioural Synthesis of ASIC's," IEEE Transactions on Computer Aided Design, vol. 8, pp. 661-679, 1989.
12. T. Yoshimura and E. S. Kuh, "Efficient algorithms for channel routing," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 1, pp. 25-35, 1982.
13. S. B. Furber, P. Day, J. D. Garside, N. C. Paver, and J. V. Woods, "AMULET1: A Micropipelined ARM," presented at IEEE Computer Conference (COMPCON), San Fransisco, 1994.
14. I. E. Sutherland, ''Micropipelines," Communications of the ACM, vol. 32, pp. 720-738, 1989.
15. T. Murata, "Petri Nets: Properties, Analysis and Applications. " Proceedings of the IEEE, vol. 77, pp. 541-580, 1989.
16. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," Departement d'Arquitectura de Computadors, Universitat Politecnica de Catalunya, Technical Report 1996.
17. R. M. Fuhrer, N. K. Jha, S. N. Nowick, B. Lin, M. Theobald, and L. Plana, "MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines," Department of Computer Science, Columbia University, Technical Report CUCS-020-99, 1999.
18. K. Y. Yun and D. L. Dill, "Automatic synthesis of extended burst-mode circuits: part I (specification and hazard-free implementations)," IEEE Transactions on Computer Aided Design, vol. 18, pp. 101-117, 1999.
19. K. Y. Yun and D. L. Dill, "Automatic synthesis of extended burst-mode circuits: part II (automatic synthesis)," IEEE Transactions on Computer Aided Design, vol. 18, pp. 118-132, 1999.
20. A. Bardsley and D. A. Edwards, "The Balsa Asynchronous Circuit Synthesis System," presented at Forum on Design Languages, Tübingen, Germany, 2000.
21. A. Bardsley, "Implementing Balsa Handshake Circuits," University of Manchester, Manchester, PhD Thesis 2000.
22. J. Kessels and A. Peeters, "The tangram framework (embedded tutorial): asynchronous circuits for low power," presented at Asia South Pacific Design Automation Conference, Yokohama, Japan, 2001.
23. L. Plana, P. A. Riocreux, W. J. Bainbridge, A. Bardsley, J. D. Garside, and S. Temple, "SPA - A Synthesisable Amulet Core for Smartcard Applications," presented at International Symposium on Asynchronous Circuits and Systems, Manchester, U.K., 2002.
24. J. Kessels and P. Marston, "Designing Asynchronous Standby Circuits for a Low-Power Pager," presented at Advanced Research in Asynchronous Circuits and Systems, 1997.
25. H. Jacobson, E. Brunvand, G. Gopalakrishnan, and P. Kudva, "High-Level Asynchronous System Design using the ACK Framework," presented at International Symposium on Advanced Research in Asynchronous Circuits and Systems, Eilat, Israel, 2000.
26. M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, "Asynchronous Design Using Commercial HDL Synthesis Tools," presented at International Symposium on Advanced Research in Asynchronous Circuits and Systems, Israel, 2000.
27. S.-Y. Tan, S. B. Furber, and W.-F. Yen, "The Design of an Asynchronous VHDL Synthesizer," presented at Design, Automation and Test in Europe, Los Alamitos, 1998.
28. M. Theobald and S. M. Nowick, "Transformations for the Synthesis and Optimization of Asynchronous Distributed Control," presented at Design Automation Conference, Las Vegas, Nevada, 2001.
29. B. M. Bachman, "Architectural-Level Synthesis of Asynchronous Systems," University of Utah, Utah, Masters Thesis 1998.
30. B. M. Bachman, Z. Hao, and M. C. J., "Architectural Synthesis of Timed Asynchronous Systems," presented at IEEE International Conference on Computer Design (ICCD), Austin Texas, 1999.
31. J. Cortadella, A. Kondratyev, L. Lavagno, and C. Sotiriou, "A concurrent model for de-synchronization," presented at International Workshop on Logic Synthesis, Laguna Beach, California, USA, 2003.
32. "Behavioral Compiler User Guide," Synopsys 2000.
33. "Monet," Mentor Graphics, 1998.
34. A. D. Brown and A. C. Williams, "The MOODS Behavioural Synthesis System," presented at Forum on Design Languages, Tubingen, Germany, 2000.
35. A. C. Williams, "A Behavioural VHDL Synthesis System using Data Path Optimisation," University of Southampton, PhD Thesis 1997.
36. A. D. Brown, A. C. Williams, and Z. A. Baidas, "Hierarchical Module Expansion in a VHDL Behavioural Synthesis System," in Electronic Chips & Systems Design Languages, J. Mermet, Ed.: Kluwer Academic Publishers, 2001, pp. 249-260.
37. M. Pedram, Q. Wu, and X. Wu, "A New Design for Double Edge Triggered Flip-flops," presented at Asia and South Pacific Design Automation Conference, 1998.
38. S. S. Appleton, A. V. Morton, and M. J. Liebelt, "Two-Phase Asynchronous Pipeline Control," presented at International Symposium on Advanced Research in Asynchronous Circuits and Systems, Eindhoven, The Netherlands, 1997.
39. S. B. Furber and P. Day, "Four-Phase Micropipeline Latch Control Circuits," IEEE Transactions on VLSI Systems, vol. 4, pp. 247-253, 1996.
40. M. R. Spiegel, Schaum's Outline Series Mathmatical Handbook of Formulas and Tables: McGraw Hill, 1968.
41. A. Rushton, "Designing DES with MOODS," LME Design Automation Ltd, Internal Report 2001.
42. The Programmable Logic Data Book: Xilinx Incorporation, 2000.