SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

Computer Journal

Volumn 45, Issue 1, 2002, Pages 12-18

Balsa: An asynchronous hardware synthesis language

(2) Edwards, Dough a Bardsley, Andrew a

a UNIVERSITY OF MANCHESTER (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ELECTRIC NETWORK SYNTHESIS; EMBEDDED SYSTEMS; MICROCONTROLLERS; SYNTACTICS;

ASYNCHRONOUS HARDWARE SYNTHESIS LANGUAGE; SELF TIMED SYSTEMS; SOFTWARE PACKAGE BALSA; SYNCHRONOUS DESIGN; SYNTAX DIRECT TRANSLATION;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 0036173333 PISSN: 00104620 EISSN: None Source Type: Journal
DOI: 10.1093/comjnl/45.1.12 Document Type: Article

Times cited : (121)

References (14)

1
- 77957944088
- Amulet3i-An asynchronous system on chip
- IEEE Computer Society Press, Los Alamitos, CA
- (2000) Proc. Sixth Int. Symp. on Advanced Architecture in Asynchronous Circuit and Systems, ASYNC2000
- Garside, J.D.¹

2
- 0003885785
- Technical Report CUCS-020-99, Department of Computer Science, Columbia University, New York, July
- (1999) Minimalist: An Environment for the Synthesis, Verification and Testability of Burst-mode Asymchronous Machines
- Fuhrer, R.M.¹ Jha, N.K.² Nowick, S.N.³ Lin, B.⁴ Theobald, M.⁵ Plana, L.⁶

3
- 0031096959
- Petrify: A tool for manipulating concurrent specifications and synthesis of synchronous controllers
- (1997) IEICE Trans. Inform. Syst. , vol.E89-D , pp. 315-325
- Cortadella, J.¹ Kishinevsky, M.² Kondratyev, A.³ Lavagno, L.⁴ Yakovlev, A.⁵

4
- 0008398812
- An asynchronous high level synthesis system targeted at interacting burst-mode controllers
- (1995) Proc. Int. Conf. on Hardware Description Languages, CHDL95
- Kudva, P.¹ Gopalakrishnan, G.² Akella, V.³

5
- 0008323698
- Master's Thesis, Department of Computer Science; California Institute of Technology, CA, December. Caltech-CS-TR-88-2
- (1987) Automated Compilation of Concurrent Programs into Self-timed Circuits
- Burns, S.M.¹

6
- 0003626762
- Technical Report, Caltech-CS-TR-93-28, Department of Computer Science, California Institute of Technology, CA
- (1993) Synthesis of Asynchronous vlsi Circuits
- Martin, A.J.¹

7
- 0008364934
- Tanner Research Inc. 2650 East Fothill Boulevard, Pasadena, CA

8
- 0003721039
- Cambridge University Press, Cambridge
- (1993) Handshake Circuits-An Asynchronous Architecture for VLSI Programming (Cambridge International Series on Parallel Computers 5)
- Van Berkel, K.¹

9
- 0002686471
- Compiling the language Balsa to delay insentive hardware
- In Kloos, C. and Cerny, E. (eds); Chapman & Hall, London
- (1997) Hardware Description Languages and Their Applications , pp. 89-92
- Bardsley, A.¹ Edwards, D.A.²

10
- 0008375834
- M.Sc., Department of Computer Science, University of Manchester
- (1998) Balsa: An Asynchronous Circuit Synthesis System
- Bardsley, A.¹

11
- 0003557110
- PhD thesis, Department of Computer Science, University of Manchester
- (2000) Implementing Balsa Handshake Circuits
- Bardsley, A.¹

12
- 0029235408
- A hybrid asynchronous system design environment
- IEEE Computer Society Press, Los Alamitos, CA
- (1995) Proc. 2nd Working Conf. on Asynchronous Design Methodologies, May
- Farnsworth, C.¹ Edwards, D.A.² Liu, J.³ Sikand, S.S.⁴

13
- 0034538423
- Synthesizing an asynchronous DMA controller with Balsa
- (2000) J. Syst. Architecture , vol.46 , pp. 1309-1319
- Bardsley, A.¹ Edwards, D.A.²

14
- 0008349738
- M.Sc., Department of Computer Science, The University of Manchester
- (2000) An Asynchronous DMA Controller
- Jantaraprim, C.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.