A burst-mode oriented back-end for the Balsa synthesis system

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 330-337

  Chelcea, Tiberiu ^a   Bardsley, Andrew ^b   Edwards, Doug ^b   Nowick, Steven M ^a  

^a Fu Foundation School of Engineering and Applied Science   (United States)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SYSTEM; CLUSTER SIZES; CLUSTERING TECHNIQUES; CONTROL COMPONENTS; FULLY INTEGRATED; MICROPROCESSOR CORE; NEW COMPONENTS; SYNTHESIZABILITY;

DESIGN; EXHIBITIONS; SPECIFICATION LANGUAGES;

OPTIMIZATION;

EID: 22944459409     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998294     Document Type: Conference Paper

References (18)

1. A. Bardsley and D. Edwards, "Compiling the Language Balsa to Delay-Insensitive Hardware", Hardware Description Languages and their Applications (CHDL), April 1997, pp. 89-91.
2. A. Bardsley, "Balsa: An Asynchronous Circuit Synthesis System", MPhil Thesis, Department of Computer Science, University of Manchester, 1998.
3. A. Bardsley, "Implementing Balsa Handshake Circuits", PhD Thesis, Department of Computer Science, University of Manchester, 2000.
4. K. van Berkel, "Handshake Circuits: an Asynchronous Architecture for VLSI Programming", International Series on Parallel Computation, Vol. 5, Cambridge University Press, 1993.
5. J. Ebergen, "Arbiters: an exercise in specifying and decomposing asynchronously communicating components", Science of Computer Programming, 18(3), pp. 223-245, 1992.
6. R.M. Fuhrer, S.M. Nowick, M. Theobald, N.K. Jha, B. Lin, and L. Plana, "Minimalist: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines", Technical Report CUCS-020-99, Columbia University, July 1999.
7. T. Kolks, S. Vercauteren, and B. Lin, "Control Resynthesis for Control-Dominated Asynchronous Design", Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (Async96), IEEE Computer Society Press, November 1996, pp. 233-243.
8. A.J. Martin, "Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits", in Developments in Concurrency and Communication, UT Year of Programming Institute on Concurrent Programming, Addison-Wesley, 1990, pp. 1-64.
9. S.M. Nowick, "Automatic Synthesis of Burst-Mode Asynchronous Controllers", Technical Report CSL-TR-95-686, Stanford University, March 1993.
10. R.M. Fuhrer and S.M. Nowick, "Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools", Kluwer Academic Press, 2001.
11. M.A. Pena and J. Cortadella, "Combining Process Algebras and Petri Nets for the Specification and Synthesis of Asynchronous Circuits", Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (Async96), IEEE Computer Society Press, November 1996, pp. 222-232.
12. A.M.G. Peeters, "Single-Rail Handshake Circuits", PhD Thesis, Eindhoven University of Technology, 1996.
13. K. Stevens, S. Rotem, S.M. Burns, J. Cortadella, R. Ginosar, M. Kishinevsky, and M. Roncken, "CAD Directions for High Performance Asynchronous Circuits", Proceedings of the ACM/IEEE Design Automation Conference, IEEE Computer Society, 1999, pp 116-121.
14. "Design Compiler Family Datasheet", http://www.synopsys.com/ products/logic/design-comp-ds.html.
15. D. L. Dill, "Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits", ACM Distinguished Dissertations, MIT Press, 1989.
16. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers", Proceedings of XI Conference on Design of Integrated Circuits and Systems, November 1996.
17. D. Dill, S.M. Nowick, and R. Sproull, "Specification and Automatic Verification of Self-Timed Queues", Formal Methods in System Design, v1, pp. 29-60, 1992.
18. D.S. Kung, "Hazard-non-increasing gate-level optimization algorithms", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1992, P, 1992, pp. 631-634.