A region-based theory for state assignment in speed-independent circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 8, 1997, Pages 793-812

  Cortadella, Jordi ^a   Kishinevsky, Michael ^a   Kondratyev, Alex ^b   Lavagno, Luciano ^b   Yakovlev, Alexandre ^c  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b UNIVERSITY OF AIZU   (Japan)

^c POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED LOGIC DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; MATHEMATICAL TRANSFORMATIONS; OPTIMIZATION; PETRI NETS; PROBLEM SOLVING; STATE ASSIGNMENT;

SIGNAL TRANSITION GRAPHS (STG);

SEQUENTIAL CIRCUITS;

EID: 0031199123     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.644602     Document Type: Article

References (43)

1. A. Arnold, Finite Transition Systems. Englewood Cliffs, NJ: Prentice-Hall, 1994.
2. P. A. Beerel and T. H.-Y. Meng, "Automatic gate-level synthesis of speed-independent circuits," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992.
3. L. Bernardinello, G. De Michelis, K. Petruni, and S. Vigna, "On synchronic structure of transition systems," Tech. Rep., Univ. Milano, Milano, Italy, 1994.
4. S. Burns and A. Martin, "A synthesis method for self-timed VLSI circuits," in Proc. Int. Conf. Computer Design, 1987.
5. T.-A. Chu, "On the models for designing VLSI asynchronous digital systems," Integration: VLSI J., vol. 4, pp. 99-113, 1986.
6. _, "Synthesis of self-timed VLSI circuits from graph-theoretic specifications," Ph.D. dissertation, Mass. Inst. Technol., Cambridge, June 1987.
7. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "A region-based theory for state assignment in asynchronous circuits," Tech. Rep. 95-2-006, Univ. Aizu, Japan, Oct. 1995.
8. _, "Complete state encoding based on the theory of regions," in Int. Symp. Adv. Res. Asynchronous Circuits Syst., Mar. 1996, pp. 36-47.
9. _, "Methodology and tools for state encoding in asynchronous circuit synthesis," in Proc. Design Automation Conf., June 1996, pp. 63-66.
10. J. Cortadella, M. Kishinevsky, L. Lavagno, and A. Yakovlev, "Synthesizing Petri nets from state-based models," in Proc. ICCAD'95, Nov. 1995, pp. 164-171.
11. _, "Deriving Petri nets from finite transition systems," Tech. Rep. UPC-DAC-1996-19, Dept. Comput. Architecture, Univ. Politècnica Catalunya, Spain, June 1996.
12. J. Esparza and M. Nielsen, "Decidability issues for Petri nets," Petri Nets Newsletter, vol. 94, pp. 5-23, 1994.
13. S. B. Furber and P. Da, "Four-phase micropipeline latch control circuits," IEEE Trans. VLSI Syst., vol. 4, pp. 247-253, June 1996.
14. J. Gu and R. Puri, "Asynchronous circuit synthesis with Boolean satisfiability," IEEE Trans. Computer-Aided Design, vol. 14, Aug. 1995.
15. R. M. Keller, "A fundamental theorem of asynchronous parallel computation," Lecture Notes in Comput. Sci., vol. 24, pp. 103-112, 1975.
16. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware: The Theory and Practice of Self-Timed Design. London: Wiley, 1993.
17. M. A. Kishinevsky, A. Y. Kondratyev, and A. R. Taubin, "Formal method for self-timed design," in Proc. European Design Automation Conf. (EDAC), 1991.
18. A. Kondratyev, "Design of self-timed circuits from change diagrams," (in Russian), Ph.D. dissertation, LETI Leningrad, 1987.
19. A. Kondratyev, J. Cortadella, M. Kishinevsky, E. Pastor, O. Roig, and A. Yakovlev, "Checking signal transition graph implementability by symbolic BDD traversal," in Proc. European Design and Test Conf. (ED&TC). Paris, France, Mar. 1995, pp. 325-332.
20. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen, and A. Yakovlev, "Basic gate implementation of speed-independent circuits," in Proc. Design Automation Conf., June 1994, pp. 56-62.
21. A. Y. Kondratyev, L. Y. Rosenblum, and A. V. Yakovlev, "Signal graphs: A model for designing concurrent logic," in Proc. 1988 Int. Conf. Parallel Processing, Pennsylvania State Univ. Press, 1988.
22. L. Lavagno and A. Sangiovanni-Vincentelli, Algorithms for Synthesis and Testing of Asynchronous Circuits. Norwell, MA: Kluwer 1993.
23. K.-J. Lin and C.-S. Lin, "On the verification of state-coding in STG's," in Proc. ICCAD'92, Santa Clara, CA, Nov. 1992.
24. D. E. Muller and W. C. Bartky, "A theory of asynchronous circuits," in Ann. Computing Lab. Harvard Univ., 1959, pp. 204-243.
25. T. Murata, "Petri nets: Properties, analysis and applications," Proc. IEEE, vol. 77, pp. 541-580, Apr. 1989.
26. M. Nielsen, G. Rozenberg, and P. S. Thiagarajan, "Elementary transition systems," Theor. Comput. Sci., vol. 96, pp. 3-33, 1992.
27. S. M. Nowick and D. L. Dill, "Automatic synthesis of locally-clocked asynchronous state machines," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991.
28. E. Pastor and J. Cortadella, "An efficient unique state coding algorithm for signal transition graphs," in Proc. Int. Conf. Computer Design, Oct. 1993.
29. E. Pastor, O. Roig, J. Cortadella, and R. Badia, "Petri net analysis using Boolean manipulation," in 15th Int. Conf. Appli. Theory of Petri Nets, Zaragoza, Spain, June 1994.
30. C. A. Petri, "Kommunikation mit Automaten," Ph.D. dissertation, Institut für Instrumentelle Mathematik, Bonn, 1962 (Tech. Rep. Schriften des IIM 3).
31. L. Y. Rosenblum and A. V. Yakovlev, "Signal graphs: From self-timed to timed ones," in Int. Workshop Timed Petri Nets, Torino, Italy, 1985.
32. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, "SIS: A system for sequential circuit synthesis," Tech. Rep. UCB/ERL M92/41, Univ. California, Berkeley, May 1992.
33. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Cambridge: Int. Ser. Parallel Computing, Cambridge Univ. Press, 1993.
34. P. Vanbekbergen, "Optimized synthesis of asynchronous control circuits from graph-theoretic specifications," in Proc. Int. Conf. Computer-Aided Design, Nov. 1990, pp. 184-187.
35. _, "Synthesis of asynchronous controllers from graph-theoretic specifications," Ph.D. dissertation, Katholieke Univ. Leuven, IMEC, Belgium, Sept. 1993.
36. P. Vanbekbergen, F. Catthoor, G. Goossens, and H. De Man, "Optimized synthesis of asynchronous control circuits from graph-theoretic specifications," IEEE Trans. Computer-Aided Design, vol. 11, pp. 1426-1438, Nov. 1992.
37. P. Vanbekbergen, B. Lin, G. Goossens, and H. De Man, "A generalized state assignment theory for transformations on signal transition graphs," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 112-117.
38. _, "A generalized state assigment theory for transformation on signal transition graphs," J. VLSI Signal Processing, vol. 7, no. 1-2, pp. 101-116, 1994.
39. A. V. Yakovlev and A. Petrov, "Petri nets and parallel bus controller design," in Int. Conf. Appl. Theory of Petri Nets, Paris, France, IEEE Computer Society, June 1990.
40. C. Ykman-Couvreur and B. Lin, "Efficient state assignment framework for asynchronous circuit synthesis," in Proc. Int. Conf. Computer Design, Oct. 1995.
41. _, "Optimized state assignment for asynchronous circuit synthesis," in 2nd Working Conf. Asynchronous Design Methodologies, May 1995, pp. 118-127.
42. C. Ykman-Couvreur, B. Lin, and H. De Man, "ASSASSIN: A synthesis system for asynchronous control circuits," Tech. Rep., IMEC, User and Tutorial Manual, Sept. 1994.
43. K. Y. Yun and D. L. Dill, "Automatic synthesis of 3D asynchronous state machines," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992.