STG optimisation in the direct mapping of asynchronous circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 932-937

  Sokolov, D ^a   Bystrov, A ^a   Yakovlev, A ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMIC COMPLEXITY; ASYNCHRONOUS CIRCUITS; DIRECT MAPPING; LOGIC SYNTHESIS; MODEL OUTPUTS; MULTIPLE SOLUTIONS; OPTIMAL STATE; SIGNAL TRANSITION GRAPHS;

ASYNCHRONOUS SEQUENTIAL LOGIC; EXHIBITIONS; OPTIMIZATION; PETRI NETS; TOOLS;

SIGNAL DETECTION;

EID: 3242730214     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253725     Document Type: Conference Paper

References (11)

1. A. Bystrov and A. Yakovlev. Asynchronous circuit synthesis by direct mapping: Interfacing to environment. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 127-136, Manchester, UK, Apr. 2002. IEEE Computer Society Press
2. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers. In XI Conference on Design of Integrated Circuits and Systems, Barcelona, Spain, Nov. 1996
3. R. David. Modular design of asynchronous circuits defined by graphs. IEEE Transactions on Computers, 26(8):727-737, Aug. 1977
4. L.A. Hollaar. Direct implementation of asynchronous control units. IEEE Transactions on Computers, C-31(12):1133-1141, Dec. 1982
5. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky. Concurrent hardware: The theory and practice of self-Timed design. Series in Parallel Computing. Wiley-Interscience, John Wiley & Sons, Inc., 1994
6. R. Milner. Communication and Concurrency. Prentice-Hall, 1989
7. U. Montanari and F. Rossi. Acta informacia. Technical report, 1995
8. D.E. Muller and W.S. Bartky. A theory of asynchronous circuits. In Proceedings of an International Symposium on the Theory of Switching, pages 204-243. Harvard University Press, Apr. 1959
9. L. Rosenblum and A. Yakovlev. Signal graphs: From selftimed to timed ones. In Proceedings of International Workshop on Timed Petri Nets, pages 199-207, Torino, Italy, July 985. IEEE Computer Society Press
10. H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno, and A. Yakovlev. What is the cost of delay insensitivity? In Proc. International Conf. Computer-Aided Design (ICCAD), pages 316-323, Nov. 1999
11. I. Sutherland and S. Fairbanks. GasP: A minimal FIFO control. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 46-53. IEEE Computer Society Press, Mar. 2001