메뉴 건너뛰기




Volumn 85, Issue 25, 2004, Pages 6233-6235

Room-temperature demonstration of low-voltage and tunable static memory based on negative differential conductance in silicon single-electron transistors

Author keywords

[No Author keywords available]

Indexed keywords

LOW-PRESSURE CHAMICAL VAPOR DEPOSITION (LP-CVD); NEGATIVE DIFFERENTIAL CONDUCTANCE (NDC); SINGLE-ELECTRON TRANSISTORS (SET); SINGLE-HOLE TRANSISTORS (SHT);

EID: 19944382468     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1839643     Document Type: Article
Times cited : (24)

References (20)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.