Integrating core selection in the SOC test solution design-flow

Proceedings - International Test Conference

Volumn , Issue , 2004, Pages 1349-1358

  Larsson, Erik ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATIC TESTING; BUILT-IN SELF TEST; COMPUTATIONAL METHODS; COSTS; ESTIMATION; MATHEMATICAL MODELS; OPTIMIZATION; PROBLEM SOLVING; SCHEDULING;

AUTOMATIC TEST EQUIPMENT (ATE); SYSTEM-ON-CHIPS (SOC); TEST ACCESS MECHANISMS (TAM); USER-DEFINED LOGIC (UDL) BLOCKS;

INTEGRATED CIRCUIT LAYOUT;

EID: 18144423550     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. R. M. Chou, K. K. Saluja and V. D. Agrawal, "Scheduling Tests for VLSI Systems Under Power Constraints", Transactions on VLSI Systems, Vol. 5, No. 2, pp. 175-185, June 1997.
2. Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, "A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores", Proceedings of Asian Test Symposium (ATS), pp. 253-258, November 2001.
3. P. Brucker, "Scheduling Algorithms", Springer-Verlag, ISBN 3-540-64105-X, 1998.
4. A. L. Crouch, "Design For Test", Prentice Hall PTR, 1999.
5. G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, "Logic BIST for Large Industrial Designs: Real Issues and Case Studies", Proceedings of International Test Conference (ITC), pp. 358-367, September 1999.
6. V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip", Transactions on Computers, December 2003 (Vol. 52, No. 12), pp. 1619-1632.
7. V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "Co-Optimization of Test Wrapper and Test Access Architecture for Embedded Cores", Journal of Electronic Testing; Theory and Applications (JETTA), pp 213-230, April 2002.
8. G. Jervan, Z. Peng, R. Ubar, and H. Kruus, "A Hybrid BIST Architecture and its Optimization for SoC Testing", Proceedings of International Symposium on Quality Electronic Design (ISQED'02), pp. 273-279, March 2002.
9. G. Jervan, P. Eles, Z. Peng, R. Ubar, and M. Jenihhin, "Test Time Minimization for Hybrid BIST of Core-Based Systems", Asian Test Symposium (ATS'03), Xian, China, November 17-19, 2003, pp. 318-323.
10. E. Larsson and H. Fujiwara, "Test Resource Partitioning and Optimization for SOC Designs", Proceedings of VLSI Test Symposium (VTS'03), Napa, USA, 27 April - 1 May 2003, pp. 319-324.
11. E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng, "Efficient Test Solutions for Core-based Designs", Transactions on CAD of Integrated Circuits and Systems, pp. 758-775, May 2004.
12. J. Saxena, K. M. Butler, and L. Whetsel, "An Analysis of Power Reduction Techniques in Scan Testing", Proc. of International Test Conference (ITC), pp. 670-677, Oct. 2001.
13. M. Sugihara, H. Date, and H. Yasuura, "Analysis and Minimization of Test Time in a Combined BIST and External Test Approach", Proceedings of Design and Test in Europe (DATE), pp. 134-140, March 2000.
14. Y. Zorian, "A distributed BIST control scheme for complex VLSI devices", Proceedings of VLSI Test Symposium (VTS), pp. 4-9, April 1993.
15. Y. Zorian, E. J. Marinissen, and S. Dey, S., "Testing Embedded-Core Based System Chips", Proceedings of International Test Conference (ITC), 1998, pp. 130 - 143, October 1998.