Fetch halting on critical load misses

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2004, Pages 244-249

  Mehta, Nikil ^a,c   Singer, Brian ^a,d   Bahar, R Iris ^a   Leuchtenburg, Michael ^b,e   Weiss, Richard ^b  

^a Brown University   (United States)

^b HAMPSHIRE COLLEGE   (United States)

^c CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^d QLogic   (United States)

^e UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRITICAL LOADS; FETCH HALTING; LATENCY; STATISTICAL PROFILING INFORMATION;

CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; PROGRAM PROCESSORS;

CRITICAL PATH ANALYSIS;

EID: 17644372441     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2004.1347929     Document Type: Conference Paper

References (24)

1. J. Abella and A. Gonzalez. On reducgin register pressure and energy in multiple-banked register files. In International Comference on Computer Design, pages 14-20, San Jose, CA, October 2003.
2. Y. Bai and R. I. Bahar. A low power in-order/out-of-order issue queue. ACM Transactions on Architecture and Code Optimization, 1(2), June 2004.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of International Symposium on Computer Architecture, Vancouver, British Columbia, Canada, June 2000.
4. D. Burger and T. Austin. The simplescalar tool set. Technical report, University of Wisconsin, Madison, 1999. Version 3.0.
5. A. Buyuktosunoglu, T. Karkhanis, D. H. Albonesi, and P. Bose. Energy efficient co-adaptive instruction fetch and issue. In 30th International Symposium on Computer Architecture (ISCA '03, San Diego, CA, June 2003.
6. A. Buyuktosunoglu, S. Schuster, D. Brooks, P. Bose, P. Cook, and D. Albonesi. An adaptive issue queue for reduced power at high performance. In Workshop on Power-Aware Computer Systems, Cambridge, MA, November 2000.
7. E. Chi, M. Salem, R. Weiss, and R. I. Bahar. Combining software and hardware monitoring for improved power and performance tuning. In 7th Annual Workshop on Interaction Between Compilers and Computer Architecture (INTERACT-7), Anaheim, CA, February 2003.
8. R. Cohn and R. Muth. Pin user guide. http://rogue.colorado.edu/Pin/docs/ pin-2.0/html/.
9. A. El-Moursy and D. H. Albonesi. Front-end policies for improved issue efficiency in smt processors. In Ninth International Symposium on High-Performance Computer Architecture, Anaheim, CA, February 2003.
10. B. Fields, S. Rubin, and R. Bodik. Focusing processor policies via critical-path prediction. In 28th International Symposium on Computer Architecture (ISCA '01, Göteborg, Sweden, July 2001.
11. R. Flower, C.-K. Luk, R. Muth, H. Patil, J. Shakshober, R. Cohn, and P. G. Lowney. Kernel optimization and prefetches with the spike executable optimizer. In Proceeding of 4th Workshop on Feedback-Directed and Dynamic Optimization, December 2001.
12. D. Folegnani and A. Gonzalez. Energy-effective issue logic. In Proceedings of International Symposium on Computer Architecture, Göteborg, Sweden, July 2001.
13. J. L. Henning. SPEC CPU2000: Measuring cpu performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
14. T. Karkhanis, J. E. Smith, and P. Bose. Saving energy with just in time instruction delivery. In International Symposium on Low Power Electronics and Design (ISLPED, August 2002.
15. H. Li, C. Cher, T. Vijaykumar, and K. Roy. Vsv: L2-miss-driven variable supply-voltage scaling for low power. In Proceedings of International Symposium on Microarchitecture, San Diego, CA, December 2003.
16. S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. In Proceedings of International Symposium on Computer Architecture, Barcelona, Spain, June 1998.
17. G. Memik, G. Reinman, and W. H. Mangione-Smith. Just say no: Benefits of early cache miss determination. In Ninth International Symposium on High-Performance Computer Architecture, Anaheim, CA, February 2003.
18. J.-K. Peir, S.-C. Lai, and S.-L. Lu. Bloom filtering cache misses for accurate data speculation and prefetching. In Proceedings of International Conference on Supercomputing, June 2002.
19. D. Ponomarev, G. Kucuk, and K. Ghose. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In Proceedings of International Symposium on Microarchitecture, Austin, TX, December 2001.
20. S. Sair and M. Charney. Memory behavior of the SPEC2000 benchmark suite. Technical Report RC-21852, IBM Thomas J. Watson Research Center, October 2000.
21. J. S. Seng, E. S. Tune, and D. M. Tullsen. Reducing power with dynamic critical path information. In Proceedings of International Symposium on Microarchitecture, Austin, TX, December 2001.
22. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 2002.
23. E. Tune, D. Liang, D. M. Tullsen, and B. Calder. Dynamic prediction of critical path instructions. In Proceedings of the 7th International Symposium on High Performance Computer Architecture, January 2001.
24. O. S. Unsal, I. Koren, C. M. Krishnan, and C. A. Moritz. Cool-fetch: Compiler-enabled power-aware fetch throttling. In Computer Architecture News, April 2002.