Combining software and hardware monitoring for improved power and performance tuning

Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT

Volumn 2003-January, Issue , 2003, Pages 57-64

  Chi, Eric ^a   Salem, A Michael ^a   Bahar, R Iris ^a   Weiss, Richard ^b  

^a BROWN UNIVERSITY   (United States)

^b HAMPSHIRE COLLEGE   (United States)

Author keywords

Application software; Cognitive science; Educational institutions; Energy consumption; Hardware; Iris; Monitoring; Power engineering and energy; Sampling methods; Software performance

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; HARDWARE; MONITORING; PROGRAM COMPILERS;

APPLICATION SOFTWARES; COGNITIVE SCIENCE; EDUCATIONAL INSTITUTIONS; IRIS; POWER ENGINEERING AND ENERGIES; SAMPLING METHOD; SOFTWARE PERFORMANCE;

APPLICATION PROGRAMS;

EID: 38349104261     PISSN: 15506207     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INTERA.2003.1192356     Document Type: Conference Paper

References (23)

1. J. Anderson, L. Berc, J. Dean, S. Ghemawat, M. Henzinger, S.-T. Leung, R. Sites, M. Vandevoorde, C. Waldspurger, and W. Weihl. Continuous profiling: Where have all the cycles gone? InProceeding of the Symposium on Operating System Principles, October 1997.
2. R. I. Bahar and S. Manne. Power and energy reduction via pipeline balancing. In Proceedings of the International Symposium on Computer Architecture, July 2001.
3. R. Balasubramonian, D. Albonesi, and A. Buyuktosunoglu. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. InProceeding of International Symposium on Microarchitecture, December 2000.
4. D. Burger and T.Austin. The simplescalar tool set. Technical report, University of Wisconsin-Madison, Computer Sciences Department, 1999. Version 3.0.
5. A. Buyuktosunoglu, S. Schuster, D. Brooks, P. Bose, P. Cook, and D. Albonesi. An adaptive issue queue for reduced power and high performance. InWorkshop on Power-Aware Computer Systems, November 2000. Held in conjunction with the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).
6. A. S. Dhodapkar and J. E. Smith. Managing multi-configuration hardware via dynamic working set analysis. InProceedings of the International Symposium on Computer Architecture, May 2002.
7. B. Fields, R. Bodik, and M. D. Hill. Slack: Maximizing performance under technological constraints. InProceedings of the International Symposium on Computer Architecture, May 2002.
8. D. Folegnani and A. Gonzalez. Energy-effective issue logic. In28th International Symposium on Computer Architecture, July 2001.
9. S. Ghiasi, J. Casmira, and D. Grunwald. Using IPC variation in workloads with externally specified rates to reduce power consumption. InWorkshop on Complexity-Effective Design, June 2000. Held in conjunction with the International Symposium on Computer Architecture.
10. A. Hasegawa et al. Sh3: High code density, low power. IEEE Micro, pages11-19, December 1995.
11. M. Huang, J. Renau, and J. Torrellas. Profile-based energy reduction for high-performance processors. In4th Workshop on Feedback-Directed and Dynamic Optimization (FDDO-4), December 2001.
12. A. Iyer and D. Marculescu. Power efficiency of voltage scaling in multiple clock, multiple voltage cores. InProceedings of the International Conference on Computer-Aided Design, pages379-386, November 2002.
13. J. Kin, M. Gupta, and W. Mangione-Smith. The filter cache: An energy efficient memory structure. InInternational Symposium on Microarchitecture, December 1997.
14. S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. InProceedings of the International Symposium on Computer Architecture, June 1998.
15. R. Maro, Y. Bai, and R. I. Bahar. Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors. InWorkshop on Power-Aware Computer Systems, November 2000. Held in conjunction with the International Conference on Architectural Support for Programming Languages and Operating Systems (ASP-LOS).
16. D. Ponomarev, G. Kucuk, and K. Ghose. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. InInternational Symposium on Microarchitecture, December 2001.
17. S. Sair and M. Charney. Memory behavior of the spec2000 benchmark suite. Technical report, IBM T. J. Watson Research Center, October 2000.
18. R. Sasanka, C. J. Hughes, and S. V. Adve. Joint local and global hardware adaptations for energy. InProceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
19. G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. InInternational Symposium on Microarchitecture, November 2002.
20. G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott.Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. InInternational Symposium on High-Performance Computer Architecture, February 2002.
21. J. S. Seng, E. S. Tune, and D. M. Tullsen. Reducing power with dynamic critical path information. InInternational Symposium on Microarchitecture, December 2001.
22. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. InInternational Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 2002.
23. O. S. Unsal, I. Koren, C. M. Krishnan, and C. A. Moritz. Cool-fetch: Compiler-enabled power-aware fetch throttling. InComputer Architecture News. ACM SIGARCH, April 2002.