Saving energy with just in time instruction delivery

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 178-183

  Karkhanis, Tejas ^a   Smith, James E ^a   Bose, Pradip ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Adaptive processor; Instruction delivery; Low power

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; ELECTRIC POWER SUPPLIES TO APPARATUS; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS;

ADAPTABLE ARCHITECTURES; ADAPTIVE PROCESSOR; JUST-IN-TIME INSTRUCTION DELIVERY;

RESPONSE TIME (COMPUTER SYSTEMS);

EID: 0036954216     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2002.146733     Document Type: Conference Paper

References (11)

1. D. Folegnani and A. Gonzalez, "Reducing Power Consumption of the Issue Logic," Proc. of the Workshop on Complexity-Effective Design held in conjunction with ISCA 2000, June 10, 2000.
2. A. Buyuktosunoglu, et al., "A Circuit Level Implementation of an Adaptive Issue Queue for Power-Aware Microprocessors," Proc. of Great Lakes Symp. on VLSI, pp. 73-78, 2001.
3. A. Klaiber, "The Technology Behind Crusoe Processors," Transmeta Technical Brief, http://www.transmeta.com/dev, Jan. 2000.
4. D. Burger and T.M.Austin, "The SimpleScalar Tool Set, Version 2.0," Univ. of Wisconsin-Madison Computer Sciences Dept. Technical Report #1342, June 1997.
5. A. Baniasadi, and A. Moshovos, "Instruction Flow-Based Front End Throttling for Power-Aware High-Performance Processors," Proc. of International Sym. on Low Power Electronics and Design, Aug. 2001.
6. Personal Communication with Alper Buyuktosunoglu, Nov. 2001.
7. S. Manne, A. Klauser, and D. Grunwald, "Pipeline Gating: Speculation Control for Energy Reduction," Proc. of International Sym. on Computer Architecture, Barcelona, Spain, June 1998.
8. R. Balasubramonian, et al., "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures," Proc. of International Sym. on Microarchitecture, pp. 245-257, December 2000.
9. M. Gown, L. Biro, and D. Jackson, "Power Considerations in the Design of the Alpha 21264 Microprocessor," Design Automation Conference, pp. 726-731, 1998.
10. E. Jacobsen, et al., "Assigning Confidence to Conditional Branch Predictions," Proc. of International Sym. on Microarchitecture, pp. 142-152, Dec. 1996.
11. Anderson, et al., "Physical Design of a Fourth-Generation Power GHz microprocessor," ISSCC 2001 Digest of Tech. Papers, Feb, 2001, p. 232.