On the Electron Mobility in Ultrathin SOI and GOI

IEEE Electron Device Letters

Volumn 25, Issue 2, 2004, Pages 80-82

  Khakifirooz, Ali ^a   Antoniadis, Dimitri A ^a  

^a USA   (United States)

Author keywords

Germanium on insulator (GOI); Mobility; Phonon scattering; Silicon on insulator (SOI)

Indexed keywords

COMPUTER SIMULATION; ELECTRON MOBILITY; GROUND STATE; MOSFET DEVICES; PHONONS; QUANTUM THEORY; SEMICONDUCTING FILMS; SEMICONDUCTING GERMANIUM; SEMICONDUCTOR DOPING; SWITCHING;

GERMANIUM-ON-INSULATORS (GOI); MOBILITY; PHONON SCATTERING;

SILICON ON INSULATOR TECHNOLOGY;

EID: 1342265609     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2003.822650     Document Type: Article

References (20)

1. D. J. Frank et al., "Device scaling limits of Si MOSFET's and their application dependencies," Proc. IEEE, vol. 89, pp. 259-288, Mar. 2001.
2. International Technology Roadmap for Semiconductors, [Online] Available:http://public.itrs.net.
3. A. Lochtefeld and D. A. Antoniadis, "Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress," IEEE Electron Device Lett., vol. 22, pp. 591-593, Dec. 2001.
4. M. S. Lundstrom, "On the mobility versus drain current relation for a nanoscale MOSFET," IEEE Electron Device Lett., vol. 22, pp. 293-295, June 2001.
5. D. Esseni, M. Mastrapasqua, G. K. Celler, F. H. Baumann, C. Fiegna, L. Selmi, and E. Sangiorgi, "Low field mobility of ultrathin SOI n- and p-MOSFETs: measurements and implications on the performance of ultrashort MOSFETs," in IEDM Tech. Dig., 2000, pp. 671-674.
6. K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata, and S. Takagi, "Experimental study on carrier transport mechanism in ultrathin-body SOI n-and p-MOSFET's with SOI thickness less than 5 nm," in IEDM Tech. Dig., 2002, pp. 47-50.
7. Z. Ren et al., "Examination of hole mobility in ultrathin body SOI MOSFETs," in IEDM Tech. Dig., 2002, pp. 51-54.
8. T. A. Langdo et al., "Preparation of novel SiGe-free strained Si on insulator substrates," in Proc. IEEE Int. SOI Conf., 2002, pp. 211-212.
9. K. Rim et al., "Fabrication and mobility characteristics of ultrathin strained Si directly on insulator (SSDOI) MOSFETs," in IEDM Tech. Dig., 2003, pp. 49-52.
10. C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "A sub-400°C germanium MOSFET technology with high-κ dielectric and metal gate," in IEDM Tech. Dig., 2002, pp. 437-440.
11. H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, "High mobility p-channel germanium MOSFET's with a thin Ge oxynitride gate dielectric," in IEDM Tech. Dig., 2002, pp. 441-444.
12. S. Takagi, "Re-examination of subband structure engineering in ultrashort channel MOSFET's under ballistic carrier transport," in VLSI Tech. Dig., 2003, pp. 115-116.
13. C. M. Ransom, T. N. Jackson, and J. F. DeGelormo, "Gate-self aligned n-channel and p-channel germanium MOSFETs," in Proc. Annu. Device Research Conf., 1991.
14. J. J. Rosenberg and S. C. Martin, "Self-aligned germanium MOSFET's using a nitrided native oxide gate insulator," IEEE Electron Device Lett., vol. 9, pp. 639-640, Dec. 1988.
15. T. Ando, A. B. Fowler, and F. Stern, "Electronic properties of two dimensional systems," Rev. Mod. Phys., vol. 54, pp. 437-672, 1982.
16. D. Vasileska and Z. Ren, SCHRED-2.0 User's Manual. Tempe, AZ: Arizona State Univ. [Online] Available: http://nanohub.purdue.edu, Feb. 2000.
17. 2 interfaces in fully depleted silicon-on-insulator inversion layers," J. Appl. Phys., vol. 86, no. 12, pp. 6854-6863, 1999.
18. D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi, "Study of low field electron transport in ultrathin single and double-gate SOI MOSFETs," in IEDM Tech. Dig., 2002, pp. 719-722.
19. S. Takagi, J. Koga, and A. Toriumi, "Subband structure engineering for performance enhancement of Si MOSFETs," in IEDM Tech. Dig., 1997, pp. 219-222.
20. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: part I-effects of substrate impurity concentration," IEEE. Trans. Electron Devices, vol. 41, pp. 2357-2362, Dec. 1994.