메뉴 건너뛰기




Volumn 2003-January, Issue , 2003, Pages 539-545

A framework for energy and transient power reduction during behavioral synthesis

Author keywords

Circuit noise; Clocks; Crosstalk; Electromagnetic interference; Frequency; Minimization; Noise reduction; Power system reliability; Switching circuits; Voltage

Indexed keywords

CHOPPERS (CIRCUITS); CLOCKS; CROSSTALK; DESIGN; ELECTRIC POTENTIAL; ELECTROMAGNETIC PULSE; EMBEDDED SOFTWARE; HIGH LEVEL SYNTHESIS; NOISE ABATEMENT; OPTIMIZATION; SCHEDULING; SCHEDULING ALGORITHMS; SIGNAL INTERFERENCE; SWITCHING CIRCUITS; SYSTEMS ANALYSIS; TRANSIENTS; VLSI CIRCUITS;

EID: 0038453474     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2003.1183190     Document Type: Conference Paper
Times cited : (13)

References (17)
  • 1
    • 0032024306 scopus 로고    scopus 로고
    • Telescopic units: A new paradigm for performance optimization of vlsi design
    • Mar
    • L. Benini, E. Macii, M. Pnocino, and G. D. Micheli. Telescopic units : A new paradigm for performance optimization of vlsi design. IEEE Trans. on CAD, 17(3):220-232, Mar 1998.
    • (1998) IEEE Trans. on CAD , vol.17 , Issue.3 , pp. 220-232
    • Benini, L.1    Macii, E.2    Pnocino, M.3    Micheli, G.D.4
  • 4
    • 0031342514 scopus 로고    scopus 로고
    • Energy minimization using multiple supply voltages
    • Dec
    • J. M. Chang and M. Pedram. Energy minimization using multiple supply voltages. IEEE Trans. on VLSI Systems, 5(4):436-443, Dec 1997.
    • (1997) IEEE Trans. on VLSI Systems , vol.5 , Issue.4 , pp. 436-443
    • Chang, J.M.1    Pedram, M.2
  • 6
    • 33747003362 scopus 로고    scopus 로고
    • Datapath scheduling with multiple supply voltages and level converters
    • July
    • M. Johnson and K. Roy. Datapath scheduling with multiple supply voltages and level converters. ACM Trans. on Design Automation of Electronic Systems, 2(3):227-248, July 1997.
    • (1997) ACM Trans. on Design Automation of Electronic Systems , vol.2 , Issue.3 , pp. 227-248
    • Johnson, M.1    Roy, K.2
  • 7
    • 0029457803 scopus 로고    scopus 로고
    • Using spice and behavioral synthesis tools to optimize asics' peak power consmpution
    • R. S. Martin and J. P. Knight. Using spice and behavioral synthesis tools to optimize asics' peak power consmpution. In Proc. of 38th Midwest Symposium on Circuits and Systems, pages 1209-1212, 1996.
    • (1996) Proc. of 38th Midwest Symposium on Circuits and Systems , pp. 1209-1212
    • Martin, R.S.1    Knight, J.P.2
  • 9
    • 84948659051 scopus 로고    scopus 로고
    • Datapath scheduling using dynamic frequency clocking
    • Apr
    • S. P. Mohanty, N. Ranganathan, and V. Krishna. Datapath scheduling using dynamic frequency clocking. In Proc. of ISVLSI'2002, pages 65-70, Apr 2002.
    • (2002) Proc. Of ISVLSI'2002 , pp. 65-70
    • Mohanty, S.P.1    Ranganathan, N.2    Krishna, V.3
  • 10
    • 84947570042 scopus 로고    scopus 로고
    • Power: A first class design constraint for future architecture and automation
    • T. N. Mudge. Power: A first class design constraint for future architecture and automation. In Proc. of HiPC, pages 215-224, 2000.
    • (2000) Proc. of HiPC , pp. 215-224
    • Mudge, T.N.1
  • 11
    • 0032678812 scopus 로고    scopus 로고
    • A multiple clocking scheme for low power rtl design
    • June
    • C. Papachristou, M. Spining, and M. Nourani. A multiple clocking scheme for low power rtl design. IEEE Trans. VLSI Systems, 7(2):266-276, June 1999.
    • (1999) IEEE Trans. VLSI Systems , vol.7 , Issue.2 , pp. 266-276
    • Papachristou, C.1    Spining, M.2    Nourani, M.3
  • 12
    • 0031273490 scopus 로고    scopus 로고
    • Scalp: An iterative-improvement-based low-power data path synthesis system
    • Nov
    • A. Raghunathan and N. K. Jha. Scalp: An iterative-improvement-based low-power data path synthesis system. IEEE Trans. on CAD of Integrated Circuits and Systems, 16(11):1260-1277, Nov 1997.
    • (1997) IEEE Trans. on CAD of Integrated Circuits and Systems , vol.16 , Issue.11 , pp. 1260-1277
    • Raghunathan, A.1    Jha, N.K.2
  • 17
    • 0035509997 scopus 로고    scopus 로고
    • Power-driven challanges in nanometer design
    • Nov-Dec
    • D. Sylvester and H. Kaul. Power-driven challanges in nanometer design. IEEE Design & Test of Computers, 13(6):12-21, Nov-Dec 2001.
    • (2001) IEEE Design & Test of Computers , vol.13 , Issue.6 , pp. 12-21
    • Sylvester, D.1    Kaul, H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.