Datapath scheduling with multiple supply voltages and level converters

ACM Transactions on Design Automation of Electronic Systems

Volumn 2, Issue 3, 1997, Pages 227-248

  Johnson, Mark C ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Algorithms; Datapath scheduling; Design additional; DSP; High level synthesis; Level conversion; Low power design; Multiple voltage; Power optimization; Scheduling

Indexed keywords

EID: 33747003362     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/264995.264997     Document Type: Article

References (17)

1. CHANDRAKASAN, A. P., ET AL. 1995. Optimizing power using transformations. IEEE Trans. Computer-Aided Des. Integr. Circuits and Syst. 14, 1 (January), 12-31.
2. CHANDRAKASAN, A. P, ALLMON, R., STRATAKOS, A., AND BRODERSEN, R. W 1994. Design of portable systems. In Proceedings of the Custom Integrated Circuits Conference (1994),259-266.
3. CHANG, J. AND PEDRAM, M. 1996. Energy minimization using multiple supply voltages. In Proceedings of the International Conference on Low Power Electronics and Design (1996), 157-162.
4. DE MICHELI, G. 1994. Synthesis and optimization of digital circuits. McGraw-Hill, Inc., New York, NY.
5. GEBOTYS, C. H. 1992. Optimal VLSI Architectural Synthesis: Area, Performance, and Testability. Kluwer Academic Publishers, Hingham, MA.
6. GEBOTYS, C. H. 1995. An ILP model for simultaneous scheduling and partitioning for low power system mapping. Technical Report, Univ. of Waterloo (April).
7. GOODBY, L., ORAILOGLU, A., AND CHAU, P. M. 1994. Microarchitectural synthesis of performance-constrained, low-power VLSI designs. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (1994), 323-326.
8. JOHNSON, M. C. AND ROY, K. 1996. Optimal Selection of supply voltages and level conversions during data path scheduling under resource constraints. In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors (1996), 72-77.
9. KUMAR, N., KATKOORI, S., RADER, L., AND VEMURI, R. 1995. Profile-driven behavioral synthesis for low-power VLSI systems. IEEE Des. Test Computers 12, 3 (Fall), 70-84.
10. RABAEY, J. 1996. Digital integrated circuits: a design perspective. Prentice-Hall, Inc., Upper Saddle River, NJ.
11. RAGHUNATHAN, A. AND JHA, N. K. 1994. Behavioral synthesis for low power. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, 318-322.
12. RAGHUNATHAN, A. AND JHA, N. K 1995. An iterative improvement algorithm for low power data path synthesis. In Digest of Technical Papers, International Conference on ComputerAided Design (1995), 597-602.
13. RAJE, S. AND SARRAFZADEH, M. 1995. Variable voltage scheduling. In Proceedings, International Symposium on Low Power Design (Dana Point, California, April 23-26, 1995). ACM Press, New York, NY, 9-14.
14. RAO, D. S. 1992. The fifth order elliptic wave filter benchmark. Benchmark set: HL-Synth92, http://www.cbl.ncsu.edu/www/CBL_Docs/Bench.htm.
15. SAN MARTIN, R. AND KNIGHT, J. P. 1995. Power-profiler: optimizing ASICs power consumption at the behavioral level. In Proceedings of the 32nd ACM/IEEE Design Automation Conference (San Francisco, CA, June 12-16, 1995). ACM Press, New York, NY, 42-47.
16. STRATAKOS, A. J. 1994. High-efficiencey low-voltage DC-DC conversion for portable applications. In Proceedings of the International Workshop on Low Power Design (1994).
17. USAMI, K. AND HOROWITZ, M. 1995. Clustered voltage scaling technique for low-power design. In Proceedings of the International Symposium on Low Power Design (Dana Point, California, April 23-26, 1995). ACM Press, New York, NY, 3-8.