Transient power management through high level synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 545-552

  Raghunathan, Vijay ^a   Ravi, Srivaths ^b   Raghunathan, Anand ^b   Lakshminarayana, Ganesh ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIGITAL LIBRARIES; ENERGY DISSIPATION; TRANSIENTS; TRANSISTORS;

TRANSIENT POWER MANAGEMENT;

ELECTRIC POWER SYSTEMS;

EID: 0035208946     PISSN: 10923152     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCAD.2001.968703     Document Type: Article

References (25)

1. High-level power modeling, estimation, and optimization
2. Maximum power estimation for CMOS circuits using deterministic and statistical techniques
3. Estimation of maximum instantaneous current through supply lines for CMOS circuits
4. Analysis of ground bounce in deep sub-micron circuits
5. Dynamic timing analysis considering power supply noise effects
6. Architectural solution for the inductive noise problem due to clock-gating
7. Inductive noise reduction at the architectural level
8. Power profiler: Optimizing ASICs power consumption at the behavioral level
9. Energy efficient battery management
10. Extending lifetime of portable systems by battery scheduling
11. Performance analysis and optimization of schedules for conditional and loop-intensive specifications
12. Regression models for behavioral power estimation
13. Accurate macro-modeling techniques for complex RTL components
14. Behavioral level power estimation and exploration
15. WAVESCHED: A novel scheduling technique for control-flow intensive behavioral descriptions
16. Percolation based synthesis