메뉴 건너뛰기




Volumn 22, Issue 7, 2001, Pages 324-326

Two silicon nitride technologies for post-SiO2 MOSFET gate dielectric

Author keywords

Gate dielectric; Jet vapor deposition (JVD); MOSFET; Rapid thermal CVD (RTCVD); Silicon nitride

Indexed keywords

CHEMICAL VAPOR DEPOSITION; CMOS INTEGRATED CIRCUITS; DIELECTRIC MATERIALS; GATES (TRANSISTOR); LEAKAGE CURRENTS; PHOTOLITHOGRAPHY; RAPID THERMAL ANNEALING; SCANNING ELECTRON MICROSCOPY; SEMICONDUCTOR DEVICE MANUFACTURE; SILICON NITRIDE;

EID: 0035397660     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/55.930679     Document Type: Article
Times cited : (12)

References (14)
  • 11
    • 0004601846 scopus 로고    scopus 로고
  • 12
    • 0033725602 scopus 로고    scopus 로고
    • Modeling gate and substrate currents due to conduction and valance band electron and hole tunneling
    • (2000) Symp. VLSI Tech. , pp. 198-199
    • Lee, W.-C.1    Hu, C.2
  • 14
    • 0004245602 scopus 로고    scopus 로고
    • The international technology roadmap for semiconductors
    • Semiconductor Industry Association
    • (1999)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.