메뉴 건너뛰기




Volumn 47, Issue 10, 2000, Pages 1080-1085

Noise margins of threshold logic gates containing resonant tunneling diodes

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIGITAL CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRON TUNNELING; HETEROJUNCTION BIPOLAR TRANSISTORS; LOGIC DESIGN; MOSFET DEVICES; SEMICONDUCTOR DIODES; SWITCHING NETWORKS; THRESHOLD LOGIC;

EID: 0034292691     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.877149     Document Type: Article
Times cited : (5)

References (19)
  • 1
    • 0030232822 scopus 로고    scopus 로고
    • Potential nanoelectronic integrated circuit technologies,"
    • vol. 32, pp. 15-30, Sept. 1996.
    • J. Randall, G. Frazier, A. Seabaugh, and T. Broekaert Potential nanoelectronic integrated circuit technologies," Microelect. Eng., vol. 32, pp. 15-30, Sept. 1996.
    • Microelect. Eng.
    • Randall, J.1    Frazier, G.2    Seabaugh, A.3    Broekaert, T.4
  • 3
    • 0030211846 scopus 로고    scopus 로고
    • Compact multiple-valued multiplexers using negative differential resistance devices,"
    • vol. 31, pp. 1151-1156, Aug. 1996.
    • H. L. Chan, S. Mohan, P. Mazumder, and G. I. Haddad Compact multiple-valued multiplexers using negative differential resistance devices," IEEE J. Solid-State Circuits, vol. 31, pp. 1151-1156, Aug. 1996.
    • IEEE J. Solid-State Circuits
    • Chan, H.L.1    Mohan, S.2    Mazumder, P.3    Haddad, G.I.4
  • 4
    • 0027578157 scopus 로고    scopus 로고
    • Analysis of heterojunction bipolar transistor/resonant tunneling diode logic for low-power and high-speed digital applications,"
    • vol. 40, pp. 685-691, Apr. 1993.
    • C. E. Chang, P. M. Asbeck, K. C. Wang, and E. R. Brown Analysis of heterojunction bipolar transistor/resonant tunneling diode logic for low-power and high-speed digital applications," IEEE Trans. Electron Devices, vol. 40, pp. 685-691, Apr. 1993.
    • IEEE Trans. Electron Devices
    • Chang, C.E.1    Asbeck, P.M.2    Wang, K.C.3    Brown, E.R.4
  • 5
    • 0027283293 scopus 로고    scopus 로고
    • A new resonant tunneling logic gate employing monostable-bistable transition,"
    • 2-Letters, vol. 32, pp. L42-L44, Jan. 1993.
    • K. Maezawa and T. Mizutani A new resonant tunneling logic gate employing monostable-bistable transition," Jpn. J. Appl. Phys. Pt. 2-Letters, vol. 32, pp. L42-L44, Jan. 1993.
    • Jpn. J. Appl. Phys. Pt.
    • Maezawa, K.1    Mizutani, T.2
  • 6
    • 0027812161 scopus 로고    scopus 로고
    • Logic design based on negative differential resistance characteristics of quantum electronic devices,"
    • vol. 140, pp. 383-391, Dec. 1993.
    • S. Mohan, P. Mazumder, R. K. Mains, J. P. Sun, and G. I. Haddad Logic design based on negative differential resistance characteristics of quantum electronic devices," Proc. Inst. Elect. Eng.- G, vol. 140, pp. 383-391, Dec. 1993.
    • Proc. Inst. Elect. Eng.- G
    • Mohan, S.1    Mazumder, P.2    Mains, R.K.3    Sun, J.P.4    Haddad, G.I.5
  • 7
    • 0030166161 scopus 로고    scopus 로고
    • Exclusive-or logic circuit based on controlled quenching of series-connected negative differential resistance devices,"
    • vol. 17, pp. 309-311, June 1996.
    • K. J. Chen, T. Waho, K. Maezawa, and M. Yamamoto Exclusive-or logic circuit based on controlled quenching of series-connected negative differential resistance devices," IEEE Electron Device Lett., vol. 17, pp. 309-311, June 1996.
    • IEEE Electron Device Lett.
    • Chen, K.J.1    Waho, T.2    Maezawa, K.3    Yamamoto, M.4
  • 8
    • 0030284402 scopus 로고    scopus 로고
    • Device technology for monolithic integration of InP-based resonant tunneling diodes and HEMTs,"
    • 79-C, pp. 1515-1524, Nov. 1996.
    • K. J. Chen, K. Maezawa, T. Waho, and M. Yamamoto Device technology for monolithic integration of InP-based resonant tunneling diodes and HEMTs," IEICE Trans. Electron., vol. E79-C, pp. 1515-1524, Nov. 1996.
    • IEICE Trans. Electron., Vol. e
    • Chen, K.J.1    Maezawa, K.2    Waho, T.3    Yamamoto, M.4
  • 10
    • 0030658228 scopus 로고    scopus 로고
    • High-speed operation of resonant tunneling flip-flop circuit employing a MOBILE (monostable-bistable transition logic element)," in
    • Fort Collins, CO, 1997, pp. 94-95.
    • K. Maezawa, H. Matsuzaki, K. Aral, T. Otsuji, and M. Yamamoto High-speed operation of resonant tunneling flip-flop circuit employing a MOBILE (monostable-bistable transition logic element)," in Dig. 55th IEEE Ann. Device Research Conf., Fort Collins, CO, 1997, pp. 94-95.
    • Dig. 55th IEEE Ann. Device Research Conf.
    • Maezawa, K.1    Matsuzaki, H.2    Aral, K.3    Otsuji, T.4    Yamamoto, M.5
  • 12
    • 0028375082 scopus 로고    scopus 로고
    • Functions and applications of monostable-bistable transition logic elements (MOBILE'S) having multiple-input terminals,"
    • vol. 41, pp. 148-154, Feb. 1994.
    • K. Maezawa, T. Akeyoshi, and T. Mizutani Functions and applications of monostable-bistable transition logic elements (MOBILE'S) having multiple-input terminals," IEEE Trans. Electron Devices, vol. 41, pp. 148-154, Feb. 1994.
    • IEEE Trans. Electron Devices
    • Maezawa, K.1    Akeyoshi, T.2    Mizutani, T.3
  • 13
    • 0029256454 scopus 로고    scopus 로고
    • Analysis of switching time of monostable-bistable transition logic elements based on simple model calculation,"
    • 1, vol. 34, pp. 1213-1217, Feb. 1995.
    • K. Maezawa Analysis of switching time of monostable-bistable transition logic elements based on simple model calculation," Jap. J. Appl. Phys., pt. 1, vol. 34, pp. 1213-1217, Feb. 1995.
    • Jap. J. Appl. Phys., Pt.
    • Maezawa, K.1
  • 14
    • 0000900676 scopus 로고    scopus 로고
    • Digital circuit applications of resonant tunneling devices,"
    • vol. 86, pp. 664-686, Apr. 1998.
    • P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad Digital circuit applications of resonant tunneling devices," Proc. IEEE, vol. 86, pp. 664-686, Apr. 1998.
    • Proc. IEEE
    • Mazumder, P.1    Kulkarni, S.2    Bhattacharya, M.3    Sun, J.P.4    Haddad, G.I.5
  • 15
    • 0027695492 scopus 로고    scopus 로고
    • Noise margin criteria for digital logic circuits,"
    • vol. 36, pp. 363-368, Nov. 1993.
    • J. R. Hauser Noise margin criteria for digital logic circuits," IEEE Trans. Educ., vol. 36, pp. 363-368, Nov. 1993.
    • IEEE Trans. Educ.
    • Hauser, J.R.1
  • 17
    • 0017980692 scopus 로고    scopus 로고
    • Static and dynamic noise margins of logic circuits,"
    • 14, pp. 591-598, June 1979.
    • J. Lohstroh Static and dynamic noise margins of logic circuits," IEEE J. Solid-State Circuits, vol. SSC-14, pp. 591-598, June 1979.
    • IEEE J. Solid-State Circuits, Vol. SSC
    • Lohstroh, J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.