Decorrelating (DECOR) transformations for low-power digital filters

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 6, 1999, Pages 776-788

  Ramprasad, Sumant ^a   Shanbhag, Naresh R ^a   Hajj, Ibrahim N ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ENERGY DISSIPATION; TRANSFER FUNCTIONS; VLSI CIRCUITS;

CMOS VLSI; DECORRELATING TRANSFORMATIONS; LOW POWER DIGITAL FILTERS;

DIGITAL FILTERS;

EID: 0033149029     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.769785     Document Type: Article

References (27)

1. J.W. Adams and A.N. Willson, "Some efficient digital prefilter structures," IEEE Trans. Circuits Syst., vol. 31, pp. 260-265, May 1984.
2. M. Alidina, J. Monterio, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-based sequential logic optimization for low-power," IEEE Trans. VLSI Syst., vol. 2, pp. 426-36, Dec. 1994.
3. A.P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R.W. Broderson, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-31, Jan. 1995.
4. W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and E. Y.C. Chou, "Low-power digital systems based on adiabatic switching principles," IEEE J. Solid-State Circuits, vol. 2, pp. 398-07, Dec. 1994.
5. A. Chandrakasan and R.W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
6. A. Chatterjee and R.K. Roy, "Synthesis of low power linear DSP circuits using activity metrics," in Proc. 7th Int. Conf. VLSI Design, Calcutta, India, Jan. 1994, pp. 265-270.
7. J.-G. Chung, Y.-B. Kirn, H.-J. Jeong, and K.K. Parhi, "Efficient parallel FIR filter implementations using frequency spectrum characteristics," in Proc. IEEE Int. Symp. Circuits Syst., Monterey, CA, May-June 1998, pp. V-354-V-358.
8. B. Davari, R.H. Dennard, and G.G. Shahidi, "CMOS scaling for highperformance and low-power-The next ten years," Proc. IEEE, vol. 83, pp. 595-606, Apr. 1995.
9. A.G. Dempster and M.D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, vol. 42, pp. 569-577, Sept. 1995.
10. M. Goel and N.R. Shanbhag, "Dynamic algorithm transformations (DAT) for low-power adaptive signal processing," in Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1997, pp. 161-166.
11. M. Hatamian and G.L. Cash, "Parallel pipelined multiplier," IEEE J. Solid-State Circuits, vol. SC-21, pp. 505-513, Aug. 1986.
12. M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," in Proc. Symp. Low Power Electronics, San Diego, CA, Oct. 1994, pp. 8-11.
13. H.H. Loomis and B. Sinha, "High speed recursive digital filter realization," Circuit System and Signal Processing, vol. 3, no. 3, pp. 267-294, 1984.
14. J.T. Ludwig, S.H. Nawab, and A.P. Chandrakasan, "Low-power digital filtering using approximate processing," J. Solid-State Circuits, vol. 31, pp. 395-00, Mar. 1996.
15. M. Mehendale, S.D. Sherlekar, and G. Venkatesh, "Algorithmic and architectural transformations for low-power realization of FIR filters," in Proc. llth Int. Conf. VLSI Design, Chennai, India, Jan. 1998, pp. 12-17.
16. M. Mehendale, S.B. Roy, S.D. Sherlekar, and G. Venkatesh, "Coefficient transformations for area-efficient implementation of multiplier-less FIR filters," in Proc. llth Int. Conf. VLSI Design, Chennai, India, Jan. 1998, pp. 110-115.
17. Z.-J. Mou and P. Duhamel, "Short-length FIR filters and their use in fast nonrecursive filtering," IEEE Trans. Signal Processing, vol. 39, pp. 1322-1332, June 1991.
18. Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, and M. Aoki, "Sub1-V swing internal bus architecture for future low-power ULSI's," J. Solid-State Circuits, vol. 28, pp. 414-119, Apr. 1993.
19. K.K. Parhi, "Algorithm transformation techniques for concurrent processors," Proc. IEEE, vol. 77, pp. 1879-1895, Dec. 1989.
20. K.K. Parhi and D.G. Messerschmitt, "Pipeline interleaving and parallelism in recursive digital filters-Parts I, II," IEEE Trans. Acoust., Speech, Signal Processing, vol. 37, pp. 1099-1134, July 1989.
21. D.N. Pearson and K.K. Parhi, "Low-power FIR digital filter architectures," IEEE Int. Symp. Circuits Syst., Seattle, WA, Apr.-May 1995, pp. 231-234.
22. M. Pedram, "Power minimization in 1C design: Principles and applications," IEEE/ACM Trans. Design Automation of Electronic Systems, vol. 1, pp. 3-56, Jan. 1996.
23. S. Ramprasad, N.R. Shanbhag, and I.N. Hajj, "Decorrelating (DECOR) transformations for low-power adaptive filters," in Int. Symp. Low-Power Electronics and Design, Monterey, CA, Aug. 1998, pp. 250-255.
24. N. Sankarayya, K. Roy, and D. Bhattacharya, "Algorithms for low power and high speed FIR filter realization using differential coefficients," IEEE Trans. Circuits Syst. II, vol. 44, pp. 488-197, June 1997.
25. N. Sankarayya, K. Roy, and D. Bhattacharya, "Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1997, pp. 120-125.
26. N.R. Shanbhag and M. Goel, "Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN," IEEE Trans. Signal Processing, vol. 45, pp. 1276-1290, May 1997.
27. A. Shen, A. Ghosh, S. Devadas, and K. Keutzer, "On average power dissipation and random pattern testability of CMOS combinational logic networks," in IEEE/ACM Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1992, pp. 402-07.