Low power / low voltage CMOS technologies, A comparative analysis

Microelectronic Engineering

Volumn 39, Issue 1-4, 1997, Pages 123-137

  Zdebel, Peter J ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRONICS ENGINEERING; PERFORMANCE; TECHNOLOGY;

LOW POWER; LOW VOLTAGE;

MICROELECTRONICS;

EID: 0031371811     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9317(97)00170-6     Document Type: Article

References (48)

1. J. M. C. Stork, "Technology Leverage for ultra-low power information systems," Proceedings of the IEEE, vol. 83, No. 4, pp. 607-618, Apr. 1995
2. J. D. Meindl, "Low power microelectronics: retrospect and prospect," Proceedings of the IEEE, vol. 83, No.4, pp. 619-635, Apr. 1995
3. B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high performance and low power - the next ten years," Proceedings of the IEEE, vol. 83, No.4, pp. 595-606, Apr. 1995
4. C. A. Warwick and A. Ourmazd, "Trends and limits in monolithic integration by increasing the die area," IEEE Trans. Semicond. Manuf., vol. 6, pp. 284-289, Aug. 1993
5. M. Takada, "Low power memory design," 1993 IEDM Short Course Program.
6. K. Shibahara, H. Mori, S. Ohnishi, R. Oikawa, Y. Kojima, H. Yamashita, K. Itoh, H. Watanabe, T. Hamada, and K. Koyama, "1 G DRAM cell with diagonal bit-line (DBL) configuration and edge operation (EOS) FET," in 1994 IEDM Dig. Tech. Papers, pp. 639-642, 1994.
7. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small dimensions," IEEE J. Solid-State Circ., vol. SC-9, pp. 256-268, May 1974
8. B. Hoeneisen and C. A. Mead, " Fundamental limitations in microelectronics -I. MOS technology," Solid State Electron., vol. 15, pp. 819-829, 1972.
9. G. Baccarani, M. R. Wordeman, and R. H. Dennard, "Gen-eralized scaling theory and its application to a 1/4 micron MOSFET design," IEEE Trans. Electron Devices, vol. ED-31, pp. 425-462, Apr. 1984.
10. K. N. Ratnakumer and J. Meindl, "Short channel MOSFET threshold model," IEEE J. Solid-State Circ., vol. SC-17, pp. 937-947, Oct. 1982.
11. L. D. Yau, "A simple theory to predict the threshold voltage of short channel IGFET's," Solid-State Electron., vol. 17, pp. 1059-1063, 1974.
12. R. R. Troutman, "VLSI limitations from drain induced barrier lowering," IEEE Trans. Electron Devices, vol. ED-26, pp. 461-469, 1979.
13. B. Agrawal, V. K. De, and J. D. Meindl, "Opportunities for scaling MOSFET's for GSI," Proc. ESSDERC 1993, pp. 919-926.
14. C. Fiegna et al., "A new scaling method for 0.1-0.25 micron MOSFET," May 1993 Symp. VLSI Tech. Dig., pp.33-34.
15. C. Hu, "MOSFET scaling in the next decade and beyond," Semicon Int., pp. 105-114, Jun. 1994.
16. M. Ono et al., "Sub-59 nm gate length N-MOSFET's with 10 nm phosphorous S/D junctions," IEEE IEDM Tech.Dig., pp. 119-121, 1993
17. D. A. Antoniades and J. E. Chung, "Physics and technology of ultra short channel MOSFET's," IEEE IEDM Tech. Dig., pp. 21-24, 1991.
18. T. Kobayashi and T. Sakurai, "Self-adjusted threshold voltage scheme (SATS) for low-voltage high-speed operation," IEEE 1994 Custom Integrated Circ. Conf., p. 271.
19. S. W. Sun and P. G. Y. Tsui, "Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation," IEEE 1994 Custom Integrated Circ. Conf., p. 267.
20. S. Ogura, P. J. Tsang, W. W. Walker, D. L. Critchlow, and J. F. Shepard, "Design and characterization of the lightly doped drain (LDD) insulated gate field effect transistor," IEEE Trans. Electron Devices, vol. ED-27, pp. 1359-1367, Aug. 1980.
21. K. K. Ng, and W. T. Lynch, " The impact of intrinsic series resistance on MOSFET scaling," IEEE Trans. Electron Devices, vol. ED-34, pp. 503-511, Mar. 1987.
22. G. G. Shahidi et al., " A high performance 0.15 μm CMOS," 1993 Symp. on VLSI Technology, Kyoto, Japan, pp. 93-94.
23. M. Dutoit et al., "Experimental study on electron heating in 0.1 μm nMOSFET's," 1993 Symp. on VLSI Tech., Kyoto, Japan, pp. 35-36.
24. Y. Taur et al., "High performance 0.1 μm CMOS devices with 1.5 V power supply," IEDM Tech. Dig., pp. 127-130, 1993.
25. Y. Taur, Y.-J. Mii, D. J. Frank, H.-S. Wong, D. A. Buchanan, S. J. Wind, S. A. Rishton, G. A. Sai-Halasz, and E. J. Nowak, "CMOS scaling into the 21st century: 0.1μm and beyond," IBM J. Res. Develop., vol. 39, no. 1/2, pp. 245-260, 1995.
26. S.-H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultr-thin-oxide nMOSFET's," IEEE Electron Device Letters, vol. 18, No. 5, May 1997.
27. H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "Tunneling gate oxide approach to ultra-high current drive in small-geomery MOSFET's," IEDM Tech. Dig., pp. 593-596, 1994.
28. Y. Mii, S. Wind, Y. Taur, Y. Lii, D. Klaus, and J. Bucchignano, "An ultra-low power 0.1 μm CMOS," 1994 Symp. on VLSI Tech., Hawaii, pp. 9-10, Jun. 1994.
29. J. Burr, ISSCC 1994, p.84
30. F. Assaderaghi, D. Sinitski, S. A. Parke, J. Bokor, P. K. Ko, and C. Hu, "Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI," IEEE Trans, on Electron Devices, vol. 44, No. 3, Mar. 1997
31. _, "Shallow junctions, silicide requirements and process technologies for sub-0.5 μm CMOS, " Proc. 22 ESSDERC, p. 649, 1992.
32. B. Davari, "Low voltage/low power device technologies," IEDM Short Course, 1993.
33. B. Davari et al., "A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP)," IEDM Tech. Dig., pp. 61-64, 1989.
34. J. B. Lasky, J. S. Nakos, O. J. Cain, and P. J. Geiss, "Comparison of transformation to low-resistivity phase and agglomeration of TiSi2 and CoSi2," IEEE Trans. Electron Devices, vol. ED-38, pp. 262-269, Feb. 1991.
35. G. Moore et al., "Metal-oxide-semiconductor field effect devices for micropower logic circuitry," Micropower Electronics, E. Keonjian, Ed. London/New York: Pergamon, 1964
36. D. J. Frank et al., "Monte Carlo simulation of a 30 nm dual gate mosfet: How short can Si go?" IEEE IEDM Dig. Papers, pp. 553-556, 1992.
37. B. Davari, E. Ganin, D. Harame, and G. A. Sai-Halasz, "A new pre-amorphization technique for very shallow p+/n junctions," 1989 Symp. on VLSI Tech., Kyoto, Japa, pp. 27-28.
38. G. G. Shahidi et al., "Indium channel implant for improved short-channel behavior of submicrometer nMOSFETs," IEEE Electron Device Lett., vol. 14, pp. 409-411, Aug. 1993
39. M. Nandakumar, A. Chatterjee, G. Stacey, and I.-C. Chen, "A 0.25 μm gate length CMOS technology for IV low power applications-device design and power/performance considerations," Symp. on VLSI Tech. Dig., pp. 68-69, 1996.
40. M. Nandakumar, A. Chatterjee, G. Stacey, and I.-C. Chen, "A device design study of 0.25 μm gate length CMOS for 1V low power applications," 1995 IEEE Proc., pp. 80-81.
41. T. Yamamoto, A. Tanabe, M. Togo, A. Furukawa, and T. Mogami, "High-frequency characteristics and its dependence on parasitic components in 0.1 μm Si-MOSFET's, Symp. on VLSI Tech. Dig., pp. 136-137, 1996.
42. M. Togo, A. Tanabe, A. Furukawa, K. Tokunaga, and T. Hashimoto, "A gate-side air-gap structure (GAS) to reduce the parasitic capacitance in MOSFET's," Symp. on VLSI Tech. Dig., pp. 38-39, 1996.
43. A. Tanabe, M. Togo, M. Soda, H. Tezuka, T. Suzaki, A. Furukawa, and K. Emura, "High performance CMOS for Ghz communication IC," Symp. on VLSI Tech. Dig., pp. 134-135, 1996.
44. M. Saito, M. Ono, R. Fujimoto, C. Takahashi, H. Tanimoto, N. Ito, T. Ohguro, T. Yoshitomi, H. S. Momose, and H. Iwai, "Advantage of small geometry silicon MOSFET's for high-frequency analog applications under low poer supply voltage of 0.5V," Symp. on VLSI Tech. Dig., pp. 71-72, 1995.
45. D. C. H. Yu, H. D. Lin, C. McAndrew, and K. H. Lee, "Low threshold voltage CMOS devices with smooth topography for 1Volt applications," IEDM Tech. Dig., pp. 489-492, 1994.
46. Y. Okumura et al., "A non-uniformly doped channel (NUDC) MOSFET," IEDM Tech. Dig., p. 391, 1990
47. T. Matsuki, F. Asakura, S. Saitoh, H. Matsumoto, and N. Kawamura, "Laterally-doped channel (LDC) structure for sub-quarter micron MOSFET's," Symp. on VLSI Tech., pp. 113-114, 1991.
48. A. Hiroki, S. Odanaka, and A. Hori, "A high performance 0.1 μm MOSFET with asymmetric channel profile," IEDM Tech. Dig., pp. 439-442, 1995.