Analytical estimation of signal transition activity from word-level statistics

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 7, 1997, Pages 718-733

  Ramprasad, Sumant ^a   Shanbhag, Naresh R ^a   Hajj, Ibrahim N ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CORRELATION METHODS; MATHEMATICAL MODELS; REGRESSION ANALYSIS; SIGNAL ENCODING;

SIGNAL TRANSITION ACTIVITY; WORD LEVEL STATISTICS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031177077     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.644033     Document Type: Article

References (33)

1. M. Alidina, J. Monterio, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-based sequential logic optimization for low-power," IEEE Trans. VLSI Syst.. vol. 2, pp. 42636, Dec. 1994.
2. B. Atal and M. R. Schroeder, "Predictive coding of speech and subjective error criteria," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-23, pp. 247-254, June 1979.
3. W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzanis, and E. Y.C. Chou, "Low-power digital systems based on adiabatic switching principles," IEEE Trans. VLSI Syst., vol. 2, pp. 39807, Dec. 1994.
4. M. G. Bellanger, Adaptive Digital Filters and Signal Analysis. New York: Marcel Dekker, 1987.
5. L. Benin! and G. De Micheli, "Automatic synthesis of low-power gatedclock finite-state machines," IEEE Trans. Computer-Aided Design, vol. 15, pp. 630-643, June 1996
6. A. Chandrakasan and R. W. Brodersen, "Minimizing power consump-tion in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
7. A. P. Chandrakasan, M. Potkonjak.R. Mehra, J. Rabaey, and R. W. Broderson,"Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-31, Jan. 1995.
8. B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high-performance and low-power-The next ten years," Proc. IEEE, vol. 83, pp. 595-606, Apr. 1995.
9. M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," IEEE Symp. Low Power Electron., San Diego, CA, Oct. 1994, pp. 8-11.
10. P. E. Landman and J. M. Rabaey,"Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst., vol. 3, pp. 173-187, June 1995.
11. _, "Activity-sensitive architectural power analysis," IEEE Trans. Computer-Aided Design, vol. 15, June 1996
12. H. H. Loomis and B. Sinha, "High speed recursive digital filter realiza-tion," Circuit Syst. Signal Processing, vol. 3, pp. 267-294, 1984.
13. R. Marculescu, D. Marculescu, and M. Pedram "Switching activity analysis considering spatiotemporal correlations," Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 294-299.
14. T.-L. Chou, K. Roy, and S. Prasad, "Estimation of circuit activity considering signal correlations and simultaneous switching," Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 300-303.
15. A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of average switching activity in combinational and sequential circuits," Proc. 29th Design Automation Conf., June 1992, pp. 253-259.
16. S. Gupta and F. Najm, "Power macromodeling for high level power estimation," Proc. 34th Design Automation Conf., June 1997, pp. 365-370.
17. C. Huang, B. Zhang, A. Deng, and B. Swirski, "The design and implementation of power mill," Proc. Int. Symp. Low Power Design, Dana Point, CA, Apr. 1995, pp. 105-110.
18. N. S. Jayant and P. Noll, Digital Coding of Waveforms. Englewood Cliffs, NJ: Prentice-Hall, 1984.
19. F. Najm, "Transition density, a new measure of activity in digital circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 310-323, Feb. 1993.
20. _, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. VLSI Syst., vol. 2, pp. 44655, Dec. 1994.
21. Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, and M. Aoki, "Sub-l-V swing internal bus architecture for future low-power ULSI's," IEEE J. Solid-State Circuits, vol. 28, pp. 414119, Apr. 1993
22. M. Neman! and F. Najm,"Toward a high-level power estimation ca-pability," IEEE Trans. Computer-Aided Design, vol. 15, pp. 588-598 , June 1996.
23. A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
24. A. Papoulis, Probability, Random Variables, and Stochastic Processes, 3rd ed. New York: McGraw-Hill, 1991
25. K. K. Parhi, "Algorithm transformation techniques for concurrent pro-cessors," Proc. IEEE, vol. 77, pp. 1879-1895, Dec. 1989.
26. K. K. Parhi, C.-Y. Wang, and A. P. Brown,"Synthesis of control circuits in folded pipelined DSP architectures," IEEE J. Solid-State Circuits, vol. 27, pp. 181-195, Jan. 1992.
27. A. Raghunathan, S. Dey, and N. K. Jha, "Glitch analysis and reduction in register transfer level power otimization," Proc. 33rd Design Automation Conf., June 1996, pp. 331-336.
28. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., pp. 1044-1047, July 1989.
29. J. H. Satyanarayana and K. K. Parhi, "HEAT: Hierarchical energy analysis tool," Proc. 33rd Design Automation Conf., June 1996, pp. 9-14.
30. N. R. Shanbhag, "A fundamental basis for power-reduction in VLSI circuits," Proc. IEEE Int. Symp. Circuits Syst., vol. 4, May 1996, pp. 9-12.
31. A. Shen, A. Ghosh, S. Devadas, and K. Keutzer, "On average power dissipation and random pattern testability of CMOS combinational logic networks," Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 40207.
32. C.-Y. Tsui, M. Pedram, and A. Despain, "Efficient estimation of dynamic power consumption under a real delay model," Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 224-228.
33. E. A. Vittoz, "Low-power design: Ways to approach the limits," Proc. IEEE Solid-State Circuits Conf., 1994, pp. 14-18.