Activity-sensitive architectural power analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 6, 1996, Pages 571-587

  Landman, Paul E ^a   Rabaey, Jan M ^b  

^a TEXAS INSTRUMENTS   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIGITAL FILTERS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; POWER CONTROL;

ACTIVITY BASED CONTROL; ACTIVITY SENSITIVE POWER ANALYSIS; HIERARCHICAL INTERCONNECT ANALYSIS; POWER ESTIMATION ERROR;

COMPUTER AIDED ANALYSIS;

EID: 0030165116     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.503928     Document Type: Article

References (29)

1. L.W. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," Univ. California, Berkeley, Tech. Rep. ERL-M520, 1975.
2. C. Huang, B. Zhang, A. Deng. and B. Swirski, "The design and implementation of PowerMill," in Proc. Int. Symp. Low Power Design, Dana Point, CA, Apr. 1995, pp. 105-110.
3. P. Landman and J. Rabaey, "Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst., pp. 173-187, June 1995.
4. A. Deng, Y. Shiau, and K. Loh, 'Time domain current waveform simulation of CMOS circuits," in Proc. Int. Conf. Computer-Aided Design, 1988, pp. 208-211.
5. M.A. Cirit, "Estimating dynamic power consumption of CMOS circuits," in Proc. IEEE Int. Conf. Computer Aided Design, Nov. 1987, pp. 534-537.
6. F. Najm, I. Hajj, and P. Yang, "Probabilistic simulation for reliability analysis of CMOS VLSI circuits," IEEE Trans. Computer-Aided Design, vol. 9, pp. 439-450, Apr. 1990.
7. F. Najm, "Transition density, a stochastic measure of activity in digital circuits," in Proc. 28th Design Automation Conf., June 1991, pp. 644 649.
8. A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of average switching activity in combinational and sequential circuits," in Proc. 29lh Design Automation Conf., June 1992, pp. 253-259. [9] C.-Y. Tsui, M. Pedram, and A. Despain, "Efficient estimation of dynamic power consumption under a real delay model," in Proc. Int. Conf. Computer-Aided Design, 1993, pp. 224-228.
9. K. Muller-Glaser, K. Kirsch, and K. Neusinger, "Estimating essential design characteristics to support project planning for ASIC design management," in Proc. IEEE Int. Conf. Computer-Aided Design, Los Alamitos, CA, Nov. 1991, pp. 148-151.
10. C. Svensson and D. Liu, "A power estimation tool and prospects of power savings in CMOS VLSI chips," in Proc. Int. Workshop LowPower Design, Napa Valley, CA, Apr. 1994, pp. 171-176.
11. B. Landman and R. Russo, "On a pin versus block relationship for partitions of logic graphs," IEEE Trans. Computing, vol. C-20, pp. 1469-1479, Dec. 1971.
12. S.R. Powell and P. M. Chau, "Estimating power dissipation of VLSI signal processing chips: The PFA technique," VLSI Signal Processing IV, pp. 250-259, 1990.
13. P. Landman and J. Rabaey, "Black-box capacitance models for architectural power analysis," in Proc. Int. Workshop Low Power Design, Napa Valley. CA, Apr. 1994, pp. 165-170.
14. P. Landman, "Low-power architectural design methodologies," Ph.D. dissertation, Univ. of California, Berkeley, Aug. 1994.
15. J. Ward et ai, "Figures of merit for VLSI implementations of digital signal processing algorithms," Proc. IEE, vol. 131, Part F, pp. 64-70, Feb. 1984.
16. S. Powell and P. Chau, "A model for estimating power dissipation in a class of DSP VLSI chips," IEEE Trans. Circuits Syst., vol. 38, pp. 646-650, June 1991.
17. R. Mehra, "High-level power estimation and exploration," in Proc. Int. Workshop Low Power Design, Apr. 1994, pp. 197-202.
18. A. Chandrakasan, M. Potkonjak, R. Mchra, J. Rabaey, and R.W. Brodersen, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, vol. 14, pp. 12-31, Jan. 1995.
19. A. Sab. and M. Horowitz, "1RSIM: An incremental MOS switch-level simulator," in Pmc. 26th Design Automation Conf., 1989, pp. 173-178.
20. R. Brayton, G. Hachtel, C. McMuIlen, and A. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic. 1984.
21. L. Lavagno, S. Malik, R. Brayton, and A. Sangiovanni-Vincentelli, "MIS-MV: Optimization of multi-level logic with multiple-valued inputs," in Pmc. IEEE Int. Conf. Computer Aided Design, Santa Clara, CA, Nov. 1990, pp. 560-563.
22. R.W. Broderseu, Ed., Anatomy uf a Silicon Compiler. Kluwer Academic, 1992.
23. M. Feuer, "Connectivity of random logic," IEEE Trans. Comput., vol. C-31, pp. 29-33, Jan. 1982.
24. W. Donath, "Placement and average interconnection lengths of computer logic," IEEE Trans. Circuits Syst. vol. CAS-26, pp. 272-277, Apr. 1979.
25. G. Sorkin, "Asymptotically perfect trivial global routing: A stochastic analysis," IEEE Trans. Computer-Aided Design, vol. CAD-6, p. 820. 1987.
26. B. Preas and M. Loren/etti, Rds., Physical Design Automation of VLSI Systems. Menlo Park, C'A: Benjamin/Cummings, 1988.
27. N. Jayant and P. Noll, Digital Coding of Waveforms. Englewood Cliffs, NJ: Prentice-Hall (Signal Processing Scries), 1984.
28. J.M. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of datapath-intensive architectures," IEEE Design Test of Comput., pp. 40-51, June 1991.
29. S. Stoiber, "Low-power digital signal processing for speech recognition," Master's degree thesis. Univ. of Caiifornia, Berkeley, Dec. 1994.