1.1 v full-swing double bootstrapped BiCMOS logic gates

IEE Proceedings: Circuits, Devices and Systems

Volumn 143, Issue 1, 1996, Pages 41-45

  Seng, Y K ^a   Rofail, S S ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

BiCMOS circuit design anil simulation

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; COMPUTER SOFTWARE; INTEGRATED CIRCUIT LAYOUT; NAND CIRCUITS;

BOOTSTRAPPING TECHNIQUE; SOFTWARE PACKAGE HSPICE;

LOGIC GATES;

EID: 0030082895     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19960147     Document Type: Article

References (15)

1. MOMOSE.H., CHAM,K.M., DROWLY.CI., GRINOLDS, H.R., and FU, H.S.: 'O.Suin BiCMOS technology', Int. Electron. Devices Meet. Tech. Dig., 1987, pp. 838-840
2. WATANABE, A., NAGANO, T., SHUKURI, S., and IKEDA, T.: 'Future BiCMOS technology for scaled supply voltage', Int. Electron. Devices Meet. Tech. Dig., 1989, pp. 429-432
3. FUJISHIMA, M., ASADA, K., and SUGANO, T.: 'Evaluation of delay-time degradation of low-voltage BiCMOS based on a novel analytical delay-time modelling', IEEE J. Solid-State Circuits, 1991, 26, (1), pp. 25-31
4. YAMAGUCHI, T., and YUZURIHA, T.H.: 'Process integration and device performance of a submicrometer BiCMOS with 16 GHz fr double poly-bipolar devices', IEEE Trans. Electron Devices, 1989, ED-36, (5), pp. 890-896
5. MOMOSE, H., UNNO, Y., and MAEDA, T.: 'A supply voltage design for half micrometer BiCMOS gates'. VLSI Symp. Technol. Dig. Tech. Paper, 1989, pp. 55-56
6. SHUKURI, S., WATANABE, A., IZAWA, R., NAGANO, T., and TAKEDA, E.: The guiding principle for BiCMOS scaling in ULSIs'. VLSI Symp. Technol. Dig. Tech. Paper, 1989, pp. 53-54
7. BELLAOUAR, A., EMBABI, S.H.K., and ELMASRY, M.I.: 'Scaling of digital BiCMOS circuits', IEEE J. Solid-Stale Circuits, 1990, 25, (4), pp. 932-941
8. ROSSEEL, O.P., and DUTTON, R.W.: 'Scaling rules for bipolar transistors in BiCMOS circuits', Int. Electron. Devices Meet. Tech. Dig., 1989, pp. 795-798
9. ROFAIL, S.S.: 'Low-voltage low-power BiCMOS digital circuits', IEEEJ. Solid-State Circuits, 1994, 29, (5), pp. 572-579
10. YEO, K.S., and ROFAIL, S.S.: 'Full-swing high speed CBiCMOS digital circuit for low-voltage applications', IEE proc. Circuits, Devices Syst., 1995, 142, (1), pp. 8-14
11. RITTS, R.B., RAJE, P.A., PLUMMER, J.D., SARASWAT, K.C., and CHAM, K.M.: 'Merged BiCMOS logic to extend the CMOS/BiCMOS performance crossover below 2.5V supply', IEEE J. Solid-State Circuits, 1991, 26, (11), pp. 16061613
12. EMBABI, S.H.K., BELLAOUAR, A., and ISLAM, K.: 'A bootstrapped bipolar CMOS (B2CMOS) gate for low-voltaee applications', IEEEJ. Solid-State Circuits, 1995, 30, (1), pp. 47-53
13. TOH, K.Y., KO, P.K., and MEYER, R.G.: 'An engineering model for short-channel MOS devices', IEEE J. Solid-State Circuits, 1988, 23, (4), pp. 950-958
14. RAJE, P.A., SARASWAT, K.C., and CHAM, K.M.: 'Accurate delay models for digital BiCMOS', IEEE Trans. Electron Devices, 1992, 39, (6), pp. 1456-1464
15. ELRABAA, M.S., and ELMASRY, M.I.: 'Design and optimisation of buffer chains and logic circuits in a BiCMOS environment', IEEE J. Solid-State Circuits, 1992, 27, (5), pp. 792-801