Low-voltage, low-power BiCMOS digital circuits

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 5, 1994, Pages 572-579

  Rofail, Samir S ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; BUFFER CIRCUITS; CAPACITANCE; COMPUTER SIMULATION; DIGITAL CIRCUITS; ELECTRIC NETWORK ANALYSIS; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; LEAKAGE CURRENTS; PERMITTIVITY; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICE STRUCTURES;

BICMOS DIGITAL CIRCUIT; DEEP SUBMICRON TECHNOLOGY; VOLTAGE SWING;

CMOS INTEGRATED CIRCUITS;

EID: 0028436525     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.284709     Document Type: Article

References (17)

1. H. Momose 0.5 micron BiCMOS technology IEDM Tech. Dig. 838 840 IEDM Tech. Dig. 1987-Dec.
2. A. Watanabe Future BiCMOS technology for scaled supply voltage IEDM Tech. Dig. 429 432 IEDM Tech. Dig. 1989-Dec.
3. M. Fujishima Evaluation of delay time degradation of low-voltage BiCMOS based on a novel analytical delay-time modeling IEEE J. of Solid-State Circuits 26 1 25 31 Jan. 1991
4. T. Yamaguchi T. H. Yuzuriha Process integration and device performance of a submicrometer BiCMOS with 16-GHz fT double poly-bipolar devices IEEE Trans. Electron Devices 36 5 890 896 May 1989
5. T. Douseki Y. Ohmori BiCMOS circuit technology for a high speed SRAM IEEE J. Solid-State Circuits 23 1 68 73 Feb. 1988
6. H. Shin Full-swing complementary BiCMOS logic circuits BCTM Tech. Dig. 229 232 BCTM Tech. Dig. 1989
7. S. S. Rofail Μ. I Elmasry Analytical and numerical analyses of the delay time of BiCMOS structures IEEE J. Solid-State Circuits 27 5 834 839 May 1992
8. S. H. Embabi Analysis and optimization of BiCMOS digital circuit structures IEEE J Solid-State Circuits 26 4 676 679 April 1991
9. K.-Y. Toh An engineering model for short-channel MOS devices IEEE J. Solid-State Circuits 23 4 950 958 Aug. 1988
10. K. Nakazato Characteristics and scaling properties of n-p-n transistors with a sidewall base contact structure IEEE Trans. Electron Devices 32 2 328 332 Feb. 1985
11. S. M. Sze Physics of Semiconductor Devices 1981 Wiley New York
12. G. Rosseel R. Dutton Scaling rules for bipolar transistors in BiCMOS circuits Int. Electron Devices Meeting, Technol. Dig. 795 798 Int. Electron Devices Meeting, Technol. Dig. 1989-Dec.
13. A. Bellaouar Scaling of digital BiCMOS circuits IEEE J. Solid-State Circuits 25 4 932 941 Aug. 1990
14. S. Embabi New full-voltage swing BiCMOS buffers IEEE J. Solid-State Circuits 26 2 150 153 Feb. 1991
15. H. J. Shin Performance comparison of driver configurations and full swing techniques for BiCMOS logic circuits IEEE J. Solid-State Circuits 25 3 863 865 June 1990
16. S. Vandebroek High gain lateral bipolar action in a MOSFET structure IEEE Trans. Electron Devices 38 11 2487 2496 Nov. 1991
17. A. Tamba CMOS—compatible lateral bipolar transistor for BiCMOS technology: Part ii—experimental results IEEE Trans. Electron Devices 39 8 1865 1869 Aug. 1992