Symbolic simulation techniques-state-of-the-art and applications

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2001-January, Issue , 2001, Pages 45-50

  Blank, C ^a   Eveking, H ^a   Levihn, J ^a   Ritter, G ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE);

EQUIVALENCE CHECKING; ESTEREL; PROPERTY CHECKING; STATE OF THE ART; SYMBOLIC SIMULATION;

MODEL CHECKING;

EID: 0012982636     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2001.972806     Document Type: Conference Paper

References (31)

1. C. Barrett, D. Dill, and J. Levitt. Validity checking for combinations of theories with equality. In M. Srivas and A. Camilleri, editors, Proc. FMCAD'96, volume 1166 of LNCS. Springer, 1996.
2. G. Berry. Programming a digital watch in Esterel v5.90. Technical report, CMA, Ecole des Mines de Paris and INRIA, 2000.
3. G. Berry and G. Gonthier. Incremental development of an HDCL protocol in Esterel. In Proc. 9th Int.Symp. on Protocol Specification, Testing, and Verification. North Holland, 1989.
4. C. Blank. Formal verification of register binding. In Proc. WAVE'00, 2000.
5. C. Blank. VeXt - A framework for property verification of mixed data and control intensive designs. In Proc. University Booth at DATE'01, 2001.
6. D. Borrione, P. Georgelin, and P. Rodriguez. Symbolic simulation and verification of VHDL with ACL2. In Proc. HDL-CONF'00, 2000.
7. R. Bryant. A switch-level model and simulator for MOS digital systems. IEEE C-33, 1984.
8. R. Bryant, D. Beatty, and C. Seger. Formal hardware verification by symbolic ternary trajectory evaluation. In Proc. DAC'91, 1991.
9. R. Bryant, S. German, and M. Velev. Exploiting positive equality in a logic of equality with uninterpreted functions. In Proc. CAV'99, volume 1633 of LNCS. Springer, 1999.
10. R. Bryant and M. Velev. Boolean satisfiability with transitivity constraints. In Proc. CAV'00, volume 1855 of LNCS. Springer, 2000.
11. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In D. Dill, editor, Proc. CAV'94, volume 818 of LNCS. Springer, 1994.
12. D. Currie, A. Hu, S. Rajan, and M. Fujita. Automatic formal verification of DSP software. In Proc. DAC'00. IEEE Press, 2000.
13. D. Cyrluk, O. Möller, and H. Rueß. An efficient decision procedure for the theory of fixed-sized bit-vectors. In Proc. CAV'97, volume 1254 of LNCS. Springer, 1997.
14. J. Filliâtre, S. Owre, H. R. and N. Shankar. ICS: integrated canonizer and solver. In Proc. CAV'01, volume 2102 of LNCS. Springer, 2001.
15. K. Hamaguchi, H. Urushihara, and T. Kashiwabara. Symbolic checking of signal-transition consistency for verifying high-level designs. In Proc. FMCAD'00, volume 1954 of LNCS. Springer, 2000.
16. S. Höreth. Implementation of a multiple-domain decision diagram package. In Proc. CHARME'97, 1997.
17. S. Höreth. Hybrid graph manipulation package demo. http://www.rs.e-technik.tu-darmstadt.de/~sth/demo.html, Darmstadt, 1998.
18. A. Kölbl, J. Kukula, and R. Damiano. Symbolic RTL simulation. In Proc. DAC'01. IEEE Press, 2001.
19. J. Kurlanda and C. Blank. oc2lls - interfacing Esterel explicit automaton format to VeXt. Technical report, Darmstadt University of Technology, Dept. of Electrical and Computer Engineering, 2001.
20. G. Moore. Symbolic simulation: an ACL2 approach. In Proc. FMCAD'98, volume 1522 of LNCS. Springer, 1998.
21. G. Moore. Rewriting for symblic execution of state machine models. In Proc. CAV'01, volume 2102 of LNCS. Springer, 2001.
22. P. Panda, N. Dutt, and A. Nicolau. Memory issues in embedded systems-on-chip. Kluwer, 1999.
23. A. Pnueli, Y. Rodeh, M. Siegel, and O. Shtrichman. Deciding equality formulas by small domain instantiations. In Proc. CAV'99, volume 1633 of LNCS. Springer, 1999.
24. G. Ritter. Sequential equivalence checking by symbolic simulation. In Proc. FMCAD'00, volume 1954 of LNCS. Springer, 2000.
25. G. Ritter. Formal sequential equivalence checking of digital systems by symbolic simulation. PhD thesis, Binational, Dept. of Electrical and Computer Engineering (Computer Systems), Darmstadt University of Technology, Germany, and TIMA laboratory, Université Joseph Fourier, France, available at http://www.rs.e-technik.tu-darmstadt.de/research, 2001.
26. G. Ritter, H. Eveking, and H. Hinrichsen. Formal verification of designs with complex control by symbolic simulation. In Proc. CHARME'99, volume 1703 of LNCS. Springer, 1999.
27. G. Ritter, H. Hinrichsen, and H. Eveking. Formal verification of descriptions with distinct order of memory operations. In Proc. ASIAN'99, volume 1742 of LNCS. Springer, 1999.
28. Y. Rodeh and O. Shtrichman. Finite instantiations in equivalence logic with uninterpreted functions. In Proc. CAV'01, volume 2102 of LNCS. Springer, 2001.
29. C. Seger and R. Bryant. Formal verification by symbolic evaluation of partially-ordered trajectories. Formal Methods in System Design, 6, 1995.
30. T. Uehara, F. Maruyama, T. Saito, and N. Kawato. DDL verifier. In Proc. CHDL'81. North-Holland, 1981.
31. M. Velev and R. Bryant. Superscalar processor verification using efficient reductions of the logic of equality with uninterpreted functions to propositional logic. In Proc. CHARME'99, volume 1703 of LNCS. Springer, 1999.