Finite instantiations in equivalence logic with uninterpreted functions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2102, Issue , 2001, Pages 144-154

  Rodeh, Yoav ^a   Shtrichman, Ofer ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; FUNCTIONS; RECONFIGURABLE HARDWARE;

DECISION PROCEDURE; LOGIC FORMULAS; REDUCTION METHOD; UNINTERPRETED FUNCTIONS;

COMPUTER CIRCUITS;

EID: 84958754487     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44585-4_13     Document Type: Conference Paper

References (11)

1. W. Ackermann, "Solvable Cases of the Decision Problem", Studies in logic and the foundations of mathematics, North-Holland, Amsterdam, 1954.
2. J.R. Burch and D.L. Dill, "Automatic Verifcation of Microprocessor Control", In Computer-Aided Verifcation CAV '94.
3. Clark W. Barrett, David L. Dill and Jeremy R. Levitt, "Validity Check- ing for Combinations of Theories with Equality", In Formal Methods in Computer Aided Design FMCAD '96.
4. A. Goel, K. Sajid, H. Zhou, A. Aziz and V. Singhal, "BDD Based Procedures for a Theory of Equality with Uninterpreted Functions", In Computer-Aided Verifcation CAV '98.
5. R. Hojati, A. Isles, D. Kirkpatrick and R. K. Brayton, "Verifcation Using Finite Instantiations and Uninterpreted Functions", In Formal Methods in Computer Aided Design FMCAD '96.
6. A. Pnueli, Y. Rodeh, M. Siegel and O. Shtrichman, "Deciding EqualityFormulas by Small Domain Instantiations", In Computer-Aided Verifca-tion CAV '99.
7. A. Pnueli, M. Siegel and O. Shtrichman, "Translation Validation for Syn-chronous Languages", In International Colloquium on Automata, Lan-guages and Programming ICALP '98.
8. A. Pnueli, Y. Rodeh and O. Shtrichman, "Finite Instan-tiations in Equivalence Logic with Uninterpreted Func- tions", Technical report, Weizmann Institute of Science, 2001. http://www.wisdom.weizmann.ac.il/~verify/publication/2001/yrodehtr2001.ps.gz
9. R.E. Bryant and M. Velev, "Bit-level Abstraction in the Verifcation of Pipelined Microprocessors by Correspondence Checking", In Formal Methods in Computer Aided Design FMCAD '98.
10. R.E. Bryant, S. German and M.N. Velev, "Exploiting Positive Equality in a Logic of Equality with Uninterpreted Functions", In Computer-Aided Verifcation CAV '99.
11. R.E. Bryant and M. N. Velev, "Boolean satisfability with transitivity constraints", In Computer-Aided Verifcation CAV 2000