메뉴 건너뛰기




Volumn 2102, Issue , 2001, Pages 411-422

Rewriting for symbolic execution of state machine models

Author keywords

Hardware modeling; Microprocessor simulation; Pipelined machine; Theorem proving; Verification

Indexed keywords

MODEL CHECKING; THEOREM PROVING; VERIFICATION;

EID: 84952806088     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44585-4_41     Document Type: Conference Paper
Times cited : (3)

References (20)
  • 2
    • 84958782481 scopus 로고    scopus 로고
    • Explicit subsitutions and all that. Technical Report TR-2000-45, ICASE
    • Hampton, Virginia
    • M. Ayala-Ricon and Cesar Munoz. Explicit subsitutions and all that. Technical Report TR-2000-45, ICASE, NASA Langley Research Center, Hampton, Virginia, November 2000. http://www.icase.edu/Dienst/UI/2.0/Describe/ncstrl.icase/TR-2000-45.
    • (2000) NASA Langley Research Center
    • Ayala-Ricon, M.1    Munoz, C.2
  • 4
    • 0040425679 scopus 로고
    • The sharing of structure in theorem-proving programs
    • Edinburgh University Press
    • R.S. Boyer and J.S. Moore. The sharing of structure in theorem-proving programs. In Machine Intelligence 7, pages 101-116. Edinburgh University Press, 1972.
    • (1972) Machine Intelligence 7 , pp. 101-116
    • Boyer, R.S.1    Moore, J.S.2
  • 6
    • 0031359182 scopus 로고    scopus 로고
    • Formally specifying and mechanically verifying programs for the Motorola complex arithmetic processor DSP
    • IEEE Computer Society, October
    • Bishop Brock and Warren A. Hunt. Formally specifying and mechanically verifying programs for the Motorola complex arithmetic processor DSP. In 1997 IEEE International Conference on Computer Design, pages 31-36. IEEE Computer Society, October 1997.
    • (1997) 1997 IEEE International Conference on Computer Design , pp. 31-36
    • Brock, B.1    Warrenhunt, A.2
  • 9
    • 84949256764 scopus 로고    scopus 로고
    • Verified optimizations for the intel ia-64 architecture
    • LNCS 1869, Springer-Verlag
    • J. Grundy. Verified optimizations for the intel ia-64 architecture. In TPHOLs 2000, LNCS 1869, pages 215-232. Springer-Verlag, 2000.
    • (2000) Tphols 2000 , pp. 215-232
    • Grundy, J.1
  • 10
    • 84949196260 scopus 로고    scopus 로고
    • Fast tactic-based theorem proving
    • LNCS 1869, Springer-Verlag
    • J. Hickey and A. Nogin. Fast tactic-based theorem proving. In TPHOLs 2000, LNCS 1869, pages 252-267. Springer-Verlag, 2000.
    • (2000) Tphols 2000 , pp. 252-267
    • Hickey, J.1    Nogin, A.2
  • 12
    • 84958773233 scopus 로고    scopus 로고
    • Computer-Aided Reasoning: ACL2 Case Studies
    • M. Kaufmann, P. Manolios, and J.S. Moore, editors
    • M. Kaufmann, P. Manolios, and J.S. Moore, editors. Computer-Aided Reasoning: ACL2 Case Studies. Kluwer Academic Press, 2000.
    • (2000) Kluwer Academic Press
  • 17
    • 84944677742 scopus 로고
    • PVS: A prototype verification system
    • D. Kapur, editor, Springer-Verlag, June
    • S. Owre, J. Rushby, and N. Shankar. PVS: A prototype verification system. In D. Kapur, editor, 11th International Conference on Automated Deduction (CADE), pages 748-752. Lecture Notes in Artificial Intelligence, Vol 607, Springer-Verlag, June 1992.
    • (1992) 11Th International Conference on Automated Deduction (CADE) , pp. 748-752
    • Owre, S.1    Rushby, J.2    Shankar, N.3
  • 18
    • 84863974979 scopus 로고    scopus 로고
    • Processor verification with precise exceptions and speculative execution
    • SpringerVerlag LNCS 1427
    • J. Sawada and W. Hunt. Processor verification with precise exceptions and speculative execution. In Computed Aided Verification, CAV ‘98, pages 135-146. SpringerVerlag LNCS 1427, 1998.
    • (1998) Computed Aided Verification, CAV ‘98 , pp. 135-146
    • Sawada, J.1    Hunt, W.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.