Dynamic Power Reduction in Scalable Neural Recording Interface Using Spatiotemporal Correlation and Temporal Sparsity of Neural Signals

IEEE Journal of Solid-State Circuits

Volumn 53, Issue 4, 2018, Pages 1102-1114

  Park, Sung Yun ^a   Cho, Jihyun ^b   Lee, Kyuseok ^a   Yoon, Euisik ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b APPLE INC   (United States)

Author keywords

Dynamic power; extracellular action potential (EAP or spike); high density neural recording; local field potential (LFP); lossless compression; modular; neuroscience; scalable; spatiotemporal correlation; temporal sparsity

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; BANDWIDTH COMPRESSION; CORRELATION METHODS; ELECTRIC POWER UTILIZATION; ELECTROPHYSIOLOGY; EMBEDDED SYSTEMS; NEURONS; NEUROPHYSIOLOGY; PROBES;

BROADBAND COMMUNICATION; DYNAMIC POWER; EXTRACELLULAR ACTION POTENTIAL; LOCAL FIELD POTENTIALS; LOSSLESS COMPRESSION; MODULAR; NEURAL RECORDINGS; NEUROSCIENCE; POWER DEMANDS; SCALABLE; SPATIOTEMPORAL CORRELATION; SPATIOTEMPORAL PHENOMENA; TEMPORAL SPARSITY;

DATA REDUCTION;

EID: 85040916675     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2017.2787749     Document Type: Article

References (42)

1. I. H. Stevenson and K. P. Kording, "How advances in neural recording affect data analysis, " Nature Neurosci., vol. 14, no. 2, pp. 42-139, Feb. 2011.
2. B. C. Raducanu, et al., "Time multiplexed active neural probe with 678 parallel recording sites, " in Proc. Eur. Solid-State Device Res. Conf., Sep. 2016, pp. 385-388.
3. C. M. Lopez, et al., "A 966-electrode neural probe with 384 configurable channels in 0.13 m SOI CMOS, " in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Jan. 2016, pp. 392-393.
4. C. M. Lopez, et al., "An implantable 455-active-electrode 52-channel CMOS neural probe, " IEEE J. Solid-State Circuits, vol. 49, no. 1, pp. 248-261, Jan. 2014.
5. G. Buzsáki, "Large-scale recording of neuronal ensembles, " Nature Neurosci., vol. 7, no. 5, pp. 446-451, May 2004.
6. G. Buzsáki, C. A. Anastassiou, C. Koch, "The origin of extracellular fields and currents-EEG, ECoG, LFP and spikes, " Nature Rev. Neurosci., vol. 13, no. 6, pp. 407-420, Jun. 2012.
7. H. Chandrakumar and D. Markovíc, "A high dynamic-range neural recording chopper amplifier for simultaneous neural recording and stimulation, " IEEE J. Solid-State Circuits, vol. 52, no. 3, pp. 645-656, May 2017.
8. W. Jiang, V. Hokhikyan, H. Chandrakumar, V. Karkare, D. Markovíc, "A ±50-mV linear-input-range VCO-based neuralrecording front-end with digital nonlinearity correction, " IEEE J. Solid-State Circuits, vol. 52, no. 1, pp. 173-184, Jan. 2017.
9. W. Biederman, et al., "A 4.78 mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation, " IEEE J. Solid-State Circuits, vol. 50, no. 4, pp. 1038-1047, Apr. 2015.
10. K. A. Ng and Y. P. Xu, "A low-power, high CMRR neural amplifier system employing CMOS inverter-based OTAs with CMFB through supply rails, " IEEE J. Solid-State Circuits, vol. 51, no. 3, pp. 724-737, Mar. 2015.
11. S.-Y. Park, J. Cho, K. Na, E. Yoon, "Toward 1024-channel parallel neural recording: Modular-analog front-end architecture with 4.84 fJ/C-s•mm2 energy-area product, " in Proc. IEEE Symp. VLSI Circuits, Jun. 2015, pp. 112-113.
12. D. Han, Y. Zheng, R. Rajkumar, G. S. Dawe, M. Je, "A 0.45 V 100-channel neural-recording IC with sub-W/channel consumption in 0.18 m CMOS, " IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 6, pp. 735-746, Dec. 2013.
13. H. Kassiri, et al., "All-wireless 64-channel 0.013 mm2/ch closed-loop neurostimulator with rail-to-rail DC offset removal, " in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2017, pp. 452-454.
14. R. Muller, S. Gambini, J. M. Rabaey, "A 0.013 mm2, 5 W, DC-coupled neural signal acquisition IC with 0.5 V supply, " IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 232-243, Jan. 2012.
15. S.-I. Chang, S.-Y. Park, E. Yoon, "Low-power low-noise pseudoopen-loop preamplifier for neural interfaces, " IEEE Sensors J., vol. 17, no. 15, pp. 4843-4852, Aug. 2017.
16. S.-Y. Park, J. Cho, E. Yoon, "3.37 W/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction, " in Proc. IEEE Symp. VLSI Circuits, Jun. 2017, pp. 168-169.
17. J. Xu, T. Wu, W. Liu, Z. Yang, "A frequency shaping neural recorder with 3 pF input capacitance and 11 plus 4.5 bits dynamic range, " IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 4, pp. 510-527, Aug. 2014.
18. W. A. Smith, B. J. Mogen, E. E. Fetz, V. S. Sathe, B. P. Otis, "Exploiting electrocorticographic spectral characteristics for optimized signal chain design: A 1.08 W analog front end with reduced ADC resolution requirements, " IEEE Trans. Biomed. Circuits Syst., vol. 10, no. 6, pp. 1171-1180, Dec. 2016.
19. J. Scholvin, et al., "Close-packed silicon microelectrodes for scalable spatially oversampled neural recording, " IEEE Trans. Biomed. Eng., vol. 63, no. 1, pp. 120-130, Jan. 2016.
20. S. M. S. Jalaleddine, C. G. Hutchens, R. D. Strattan, W. A. Coberly, "ECG data compression techniques-A unified approach, " IEEE Trans. Biomed. Eng., vol. 37, no. 4, pp. 329-343, Apr. 1990.
21. G. Antoniol and P. Tonella, "EEG data compression techniques, " IEEE Trans. Biomed. Eng., vol. 44, no. 2, pp. 105-114, Feb. 1997.
22. D. Staudenmann, I. Kingma, A. Daffertshofer, D. F. Stegeman, J. H. van Dieen, "Improving EMG-based muscle force estimation by using a high-density EMG grid and principal component analysis, " IEEE Trans. Biomed. Eng., vol. 53, no. 4, pp. 712-719, Apr. 2006.
23. L. Brechet, M.-F. Lucas, C. Doncarli, D. Farina, "Compression of biomedical signals with mother wavelet optimization and best-basis wavelet packet selection, " IEEE Trans. Biomed. Eng., vol. 54, no. 12, pp. 2186-2192, Dec. 2007.
24. E. S. G. Carotti, J. C. de Martin, R. Merletti, D. Farina, "Compression of multidimensional biomedical signals with spatial and temporal codebook-excited linear prediction, " IEEE Trans. Biomed. Eng., vol. 56, no. 11, pp. 2604-2610, Nov. 2009.
25. Y. Wongsawatt, S. Oraintarat, T. Tanakat, K. R. Rao, "Lossless multi-channel EEG compression, " in Proc. IEEE Int. Symp. Circuits Syst., vol. 6. May 2006, p. 1614.
26. T. Jochum, T. Denison, P. Wolf, "Integrated circuit amplifiers for multi-electrode intracortical recording, " J. Neural Eng., vol. 6, no. 1, p. 12001, Jan. 2009.
27. R. Q. Quiroga, Z. Nadasdy, Y. Ben-Shaul, "Unsupervised spike detection and sorting with wavelets and superparamagnetic clustering, " Neural Comput., vol. 16, no. 8, pp. 1661-1687, Aug. 2004.
28. S. Mitra, J. Putzeys, C. M. Lopez, C. M. A. Pennartz, R. F. Yazicioglu, "24 channel dual-band wireless neural recorder with activity-dependent power consumption, " Analog Integr. Circuits Signal Process., vol. 83, no. 3, pp. 317-329, 2015.
29. B. Gosselin, et al., "A mixed-signal multichip neural recording interface with bandwidth reduction, " IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 3, pp. 129-141, Jun. 2009.
30. B. Gosselin and M. Sawan, "Adaptive detection of action potentials using ultra low-power CMOS circuits, " in Proc. IEEE Biomed. Circuits Syst. Conf., Nov. 2008, pp. 209-212.
31. R. R. Harrison, "A low-power integrated circuit for adaptive detection of action potentials in noisy signals, " in Proc. IEEE Eng. Med. Biol. Soc., vol. 4. Sep. 2003, pp. 3325-3328.
32. B. Gosselin and M. Sawan, "An ultra low-power CMOS automatic action potential detector, " IEEE Trans. Neural Syst. Rehabil. Eng., vol. 17, no. 4, pp. 346-353, Aug. 2009.
33. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications, " IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
34. S.-Y. Park, J. Cho, K. Na, E. Yoon, "Modular 128-channel-analog front-end architecture using spectrum equalization scheme for 1024-channel 3-D neural recording microsystems, " IEEE J. Solid-State Circuits, to be published, doi: 10.1109/JSSC.2017.2764053.
35. F. Zhang, J. Holleman, B. P. Otis, "Design of ultra-low power biopotential amplifiers for biosignal acquisition applications, " IEEE Trans. Biomed. Circuits Syst., vol. 6, no. 4, pp. 344-355, Aug. 2012.
36. C. C. Enz, F. Krummenacher, E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications, " Analog Integr. Circuits Signal Process., vol. 8, no. 1, pp. 83-114, Jul. 1995.
37. S. Chang, "Nano-watt modular integrated circuits for wireless neural interface, " Univ. Michigan, Ann Arbor, MI, USA, 2013.
38. J. Roh, S. Byun, Y. Choi, H. Roh, Y.-G. Kim, J.-K. Kwon, "A 0.9-V 60-W 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range, " IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361-370, Feb. 2008.
39. X. Zou, X. Xu, L. Yao, Y. Lian, "A 1-V 450-nW fully integrated programmable biomedical sensor interface chip, " IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1067-1077, Apr. 2009.
40. M. J. M. Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, "Matching properties of MOS transistors, " IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
41. J. Candy, "Decimation for sigma delta modulation, " IEEE Trans. Commun., vol. 34, no. 1, pp. 72-76, Jan. 1986.
42. D. N. Hill, S. B. Mehta, D. Kleinfeld. (2012). Ultra-MegaSort 2000 Manual. [Online]. Available: Https://neurophysics. ucsd.edu/lab/UltraMegaSort2000%20Manual.pdf