A Low-Power, High CMRR Neural Amplifier System Employing CMOS Inverter-Based OTAs With CMFB Through Supply Rails

IEEE Journal of Solid-State Circuits

Volumn 51, Issue 3, 2016, Pages 724-737

  Ng, Kian Ann ^a   Xu, Yong Ping ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Amplifier; CMOS; common mode feedback; common mode rejection ratio (CMRR); input common mode range; low power; low voltage; low noise amplifier; neural recording amplifier

Indexed keywords

EFFICIENCY; FEEDBACK AMPLIFIERS; IMPEDANCE MATCHING (ELECTRIC); OPERATIONAL AMPLIFIERS;

AMPLIFIER SYSTEMS; COMMON MODE FEEDBACK; COMMON MODE RANGE; COMMON MODE REJECTION RATIO; CORTICAL NEURONS; IMPEDANCE MISMATCH; NOISE EFFICIENCY FACTORS; UNSHIELDED ENVIRONMENT;

AMPLIFIERS (ELECTRONIC);

EID: 84957682188     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2015.2512935     Document Type: Article

References (35)

1. M. M. Shanechi, R. C. Hu, and Z. M. Williams, "A cortical-spinal prosthesis for targeted limb movement in paralysed primate avatars," Nat. Commun., vol. 5, pp. 1-9, Feb. 2014.
2. L. R. Hochberg et al., "Neuronal ensemble control of prosthetic devices by a human with tetraplegia," Nature, vol. 442, no. 7099, pp. 164-171, Jul. 2006.
3. P. T. McCarthy, M. P. Rao, and K. J. Otto, "Simultaneous recording of rat auditory cortex and thalamus via a titanium-based, microfabricated, microelectrode device," J. Neural Eng., vol. 8, p. 046007, 2011.
4. P. T. Bhatti and K. D. Wise, "A 32-site 4-channel high-density electrode array for a cochlear prosthesis," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2965-2973, Dec. 2006.
5. J. G. Kiss et al., "Neural response telemetry in cochlear implant users," Int. Tinnitus J., vol. 9, pp. 59-60, 2003.
6. T. W. Berger et al., "A hippocampal cognitive prosthesis: Multi-input, multi-output nonlinear modeling and VLSI implementation," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 20, no. 2, pp. 198-211, Mar. 2012.
7. R. Carron, A. Chaillet, A. Filipchuk, W. Pasillas-Lépine, and C. Hammond, "Closing the loop of deep brain stimulation," Front. Syst. Neurosci., vol. 7, no. 2, p. 112, Oct. 2013.
8. S. Micera et al., "Decoding of grasping information from neural signals recorded using peripheral intrafascicular interfaces," J. Neuroeng. Rehabil., vol. 8, p. 53, Sep. 2011.
9. I. H. Stevenson and K. P. Kording, "How advances in neural recording affect data analysis," Nat. Neurosci., vol. 14, no. 2, pp. 139-142, Feb. 2011.
10. A. Borna, S. Member, and K. Naja, "A low power light weight wireless multichannel microsystem for reliable neural recording," IEEE J. Solid State Circuits, vol. 49, no. 2, pp. 439-451, Feb. 2014.
11. M. Chae, Z. Yang, M. Yuce, L. Hoang, and W. Liu, "A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 17, no. 4, pp. 312-321, Aug. 2009.
12. X. Zou et al., "A 100-channel 1-mW implantable neural recording IC," IEEE Trans. Circuits Syst. I Reg. Papers, vol. 60, no. 10, pp. 2584-2596, Oct. 2013.
13. T. Jochum, T. Denison, and P. Wolf, "Integrated circuit amplifiers for multi-electrode intracortical recording," J. Neural Eng., vol. 6, no. 1, p. 012001, Feb. 2009.
14. K. A. Ng and Y. P. Xu, "A multi-channel neural-recording amplifier system with 90 dB CMRR employing CMOS-inverter-based OTAs with CMFB through supply rails in 65 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2015, pp. 206-207.
15. M. Mollazadeh, K. Murari, G. Cauwenberghs, and N. Thakor, "Micropower CMOS integrated low-noise amplification, filtering, and digitization of multimodal neuropotentials," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 1, pp. 1-10, Feb. 2009.
16. R. Muller, S. Gambini, and J. M. Rabaey, "A 0.013 mm2, 5 μW, dccoupled neural signal acquisition IC with 0.5 V supply," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 232-243, Jan. 2013.
17. Microprobes for Life, Array Comparision Chart [Online]. Available: http://microprobes.com/index.php/knowledge-center/array-comparisonchart
18. J. Lee, H. G. Rhew, D. R. Kipke, and M. Flynn, "A 64 channel programmable closed-loop neurostimulator with 8 channel neural amplifier and logarithmic ADC," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1935-1945, Sep. 2010.
19. V. Majidzadeh, A. Schmid, and Y. Leblebici, "Energy efficient low-noise neural recording amplifier with enhanced noise efficiency factor," IEEE Trans. Biomed. Circuits Syst., vol. 5, no. 3, pp. 262-271, Jun. 2011.
20. K. A. Ng and Y. P. Xu, "A compact, low input capacitance neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 5, pp. 610-620, Oct. 2013.
21. J. Xu, T. Wu, W. Liu, and Z. Yang, "A frequency shaping neural recorder with 3 pF input capacitance and 11 plus 4.5 bits dynamic range," IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 4, pp. 510-527, Aug. 2014.
22. C. M. Lopez et al., "A multichannel integrated circuit for electrical recording of neural activity, with independent channel programmability," IEEE Trans. Biomed. Circuits Syst., vol. 6, no. 2, pp. 101-110, Apr. 2012.
23. I. Obeid, J. C. Morizio, K. A. Moxon, M. A. L. Nicolelis, and P. D. Wolf, "Two multichannel integrated circuits for neural recording and signal processing," IEEE Trans. Biomed. Eng., vol. 50, no. 2, pp. 255-258, Feb. 2003.
24. I. Obeid, M. A. L. Nicolelis, and P. D. Wolf, "A low power multichannel analog front end for portable neural signal recordings," J. Neurophysiol., vol. 133, nos. 1-2, pp. 27-32, Feb. 2004.
25. C. M. Lopez et al., "An implantable 455-active-electrode 52-channel CMOS neural probe," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2013, pp. 288-289.
26. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
27. R. Olsson and K. Wise, "A three-dimensional neural recording microsystem with implantable data compression circuitry," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2796-2804, Dec. 2005.
28. J. Xu, R. F. Yazicioglu, B. Grundlehner, P. Harpe, K. A. A. Makinwa, and C. Van Hoof, "A 160 μW 8-channel active electrode system for EEG monitoring," IEEE Trans. Biomed. Circuits Syst., vol. 6, no. 5, pp. 555-567, Dec. 2011.
29. R. G. Carvajal et al., "The flipped voltage follower: A useful cell for low-voltage low-power circuit design," IEEE Trans. Circuits Syst. I Reg. Papers, vol. 52, no. 7, pp. 1276-1291, Jul. 2005.
30. R. R. Harrison, "The design of integrated circuits to observe brain activity," Proc. IEEE, vol. 96, no. 7, pp. 1203-1216, Jul. 2008.
31. H. Luo, Y. Han, R. C. C. Cheung, X. Liu, and T. Cao, "A 0.8-V 230 μW 98-dB DR inverter-based ΣΔ modulator for audio applications," IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2430-2441, Oct. 2013.
32. O. Charlon and W. Redman-White, "Ultra high-compliance CMOS current mirrors for low voltage charge pumps and references," in Proc. Eur. Solid-State Circuits Conf., 2004, pp. 227-230.
33. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 629-633, Dec. 1983.
34. K. Abdelhalim et al., "64-channel UWB wireless neural vector analyzer soc with a closed-loop phase synchrony-triggered neurostimulator," IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2494-2510, Oct. 2013.
35. R. Pallas-Areny and J. G. Webster, "Common mode rejection ratio in differential amplifiers," IEEE Trans. Instrum. Meas., vol. 40, no. 4, pp. 669-676, Aug. 1991.