A 0.013 mm2, 5 μ W , DC-coupled neural signal acquisition ic with 0.5 v supply

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 1, 2012, Pages 232-243

  Muller, Rikky ^a   Gambini, Simone ^a   Rabaey, Jan M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Area efficient; biomedical; boxcar sampling; brain machine interface; CMOS; low noise; low power; medical implants; mixed signal architecture; offset cancellation; sensor interface

Indexed keywords

AREA-EFFICIENT; BIOMEDICAL; BOXCAR SAMPLINGS; BRAIN MACHINE INTERFACE; LOW NOISE; LOW POWER; MEDICAL IMPLANTS; MIXED SIGNAL; OFFSET CANCELLATION; SENSOR INTERFACE;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS;

SIGNAL PROCESSING;

EID: 84866482786     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2163552     Document Type: Article

References (25)

1. M. A. Lebedev and M. A. Nicolelis, "Brain-machine interfaces: Past, present and future," Trends in Neurosciences, vol. 29, no. 9, pp. 536-546, Sep. 2006.
2. K. Ganguly and J. M. Carmena, "Emergence of a stable cortical map for neuroprosthetic control," PLoS Biology, vol. 7, no. 7, Jul. 2009, Art. ID e100153.
3. J. N. Y. Aziz, K. Abdelhalim, R. Shulyzki, R. Genov, B. L. Berdakjian, M. Derchansky, D. Serletis, and P. L. Carlen, "256-channel neural recording and delta compression microsystem with 3-D electrodes," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 995-1005, Mar. 2009.
4. R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007.
5. A. T. Avestruz, W. Santa, D. Carlson, R. Jensen, S. Stanslaski, A. Helfenstine, and T. Denison, "A 5 /channel spectral analysis IC for chronic bidirectional brain-machine interfaces," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 3006-3024, Dec. 2008.
6. W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 2, pp. 136-147, Jun. 2007.
7. Z. Xiao, C.-M. Tang, C. M. Dougherty, and R. Bashirullah, "A 20 - neural recording tag with supply-current-modulated AFE in 0.13 -m CMOS," in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 122-123.
8. T. Jochum, T. Denison, and P. Wolf, "Integrated circuit amplifiers for multi-electrode intracortical recording," J. Neural Eng., vol. 6, no. 9, p. 012001, Feb. 2009.
9. R. Muller, S. Gambini, and J. M. Rabaey, "A 0.013 mm , 5 -, DC-coupled neural signal acquisition IC with 0.5 V supply," in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2011, pp. 302-304.
10. P. Mohseni and K. Najafi, "A fully integrated neural recording amplifier with DC input stabilization," IEEE Trans. Biomed. Eng., vol. 51, no. 5, pp. 832-837, May 2004.
11. W. Franks, I. Schenker, P. Schmutz, and A. Hierlemann, "Impedance characterization and modeling of electrodes for biomedical applications," IEEE Trans. Biomedical Eng., vol. 52, no. 7, pp. 1295-1302, Jul. 2005.
12. D. R. Merrill, M. Bikson, and J. G. R. Jefferys, "Electrical stimulation of excitable tissue: Design of efficacious and safe protocols," J. Neursci. Methods, vol. 141, pp. 171-198, 2005.
13. C. D. Ezekwe and B. E. Boser, "A mode-matching - closed-loop vibratory gyroscope readout interface with a 0.004 deg/s/rtHz noise floor over a 50 Hz band," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 3039-3048, Dec. 2008.
14. S. O'Driscoll, A. Poon, and T. Meng, "A mm-sized implantable power receiver with adaptive link compensation," in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2009, pp. 294-295.
15. B. Casper,A.Martin, J. Jaussi, J.Kennedy, and R. Mooney, "An 8-Gb/s simultaneous bidirectional link with on-die waveform capture," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2111-2120, Dec. 2003.
16. Y. Tsividis, Operation and Modeling of the MOS Transistor. New York: Oxford Univ., 2003.
17. S. Chatterjee, Y. Tsividis, and P. Kinget, "0.5 V analog circuit techniques and their application in OTA and filter design," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2372-2387, Dec. 2005.
18. M. Hovin, A. Olsen, T. S. Lande, and C. Tomazou, "Delta-sigma modulators using frequency-modulated intermediate values," IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 13-22, Jan. 1997.
19. J. Xiao, A. Peterchev, J. Zhang, and S. R. Sanders, "A 4-A quiescentcurrent dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
20. U.Wismar, D.Wisland, and P. Andreani, "Linearity of bulk-controlled inverter ring VCO in weak and strong inversion," Analog Integr. Circuits Signal Process., vol. 50, no. 1, pp. 59-67, 2007.
21. M. Z. Straayer and M. H. Perrott, "A 12-bit, 10-MHz bandwidth, continuous-time - ADC with a 5-bit, 950 MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 805-814, Apr. 2008.
22. J. Bohorquez, M.Yip, A. Chandrakasan, and J. Dawson, "A biomedical sensor interface with a sinc filter and interference cancellation," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 746-756, Apr. 2011.
23. S. Venkatraman, C. Patten, and J. Carmena, "Exploiting the 1/f structure of neural signals for the design of integrated neural amplifiers," in Proc. IEEE Conf. Eng. Medicine Biol., Sep. 2009, pp. 2050-2053.
24. R. M. Walker, H. Gao, P. Nuyujukian, K. Makinwa, K. V. Shenoy, T. Meng, and B. Murmann, "A 96-channel full data rate direct neural interface in 0.13 -mCMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2011, pp. 144-145.
25. M. S. J. Staeyaert, W. M. C. Sansen, and C. Zhongyuan, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," IEEE J. Solid-State Circuits, vol. 22, no. 6, pp. 1163-1168, Dec. 1987.