Computer-aided design of analog and mixed-signal integrated circuits

Computer-Aided Design of Analog Integrated Circuits and Systems

Volumn , Issue , 2002, Pages 3-30

  Gielen, Georges G E ^a   Rutenbar, Rob A ^b  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Analog and mixed signal computer aided design (CAD); Analog and mixed signal integrated circuits; Analog circuit and layout synthesis; Analog design automation; Circuit simulation and modeling

Indexed keywords

CIRCUIT SIMULATION; COMPUTER CIRCUITS; COMPUTER CONTROL; INTEGRATED CIRCUIT DESIGN; MIXED SIGNAL INTEGRATED CIRCUITS; MULTIPROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP; TIMING CIRCUITS;

ANALOG AND MIXED-SIGNAL INTEGRATED CIRCUIT; ANALOG DESIGN AUTOMATION; COMPUTER AIDED DESIGNS (CAD); LAYOUT SYNTHESIS; SIMULATION AND MODELING;

COMPUTER AIDED DESIGN;

EID: 85036646344     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470544310.ch1     Document Type: Chapter

References (149)

1. “Systems-on-a-chip,” in IEEE Int. Solid-State Circuits Conf. (ISSCCl 1996).
2. J. Liang, “Mixed-signal IC market to surpass $ 10 billion in 1997 and $22 billion by 2001,” Dataquest Rep., Jan. 1998.
3. The National Technology Roadmap for Semiconductors: Semiconductor Industry Association (SIA), 1994.
4. Virtual Socket Interface Architecture Document: Version 1.0, VSI Alliance, 1997.
5. H. Chang et al. Surviving the SOC Revolution-A Guide to Platform-Based Design. Norwell, MA: Kluwer, 1999.
6. L. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Electronics Research Lab., Univ. Calif., Berkeley, Memo UCB/ERL M520, May 1975.
7. L. R. Carley, G. Gielen, R. Rutenbar, and W. Sansen, “Synthesis tools for mixed-signal ICs: Progress on frontend and backend strategies,” in Proc. ACM/IEEE Design Automation Conf (DAC), 1996, pp. 298-303.
8. IEEE Standard VHDL 1076.1 Language Reference Manual-Analog and Mixed-Signal Extensions to VHDL 1076: IEEE 1076.1 Working Group, July 1997.
9. Verilog-A: Language Reference Manual: Analog Extensions to Ver-ilog HDL Version 0.1, Open Verilog International, Jan. 1996.
10. R. Harjani, R. Rutenbar, and L. R. Carley, “OASYS: A framework for analog circuit synthesis,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1247-1265, Dec. 1989.
11. G. Gielen, K. Swings, and W. Sansen, “Open analog synthesis system based on declarative models.” in Analog Circuit Design, J. Huijsing, R. van der Plassche, and W. Sansen, Eds. Norwell, MA: Kluwer, 1993, pp. 421-445.
12. S. Donnay et al., “Using top-down CAD tools for mixed analog/digital ASICs: A practical design case,” Kluwer Int. J. Analog Integrated Circuits Signal Processing (Special Issue on Modeling and Simulation of Mixed Analog-Digital Systems), vol. 10, pp. 101-117, June-July 1996.
13. H. Chang et al, “A top-down, constraint-driven design methodology for analog integrated circuits,” in Proc. IEEE Custom Integrated Circuits Conf C/CO. 1992, pp. 8.4.1-8.4.6.
14. E. Malavasi et al., “A top-down, constraint-driven design methodology for analog integrated circuits,” in Analog Circuit Design, J. Huijsing, R. van der Plassche, and W. Sansen, Eds. Norwell, MA: Kluwer, 1993, ch. 13, pp. 285-324.
15. H. Chang et al., A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits. Norwell, MA: Kluwer, 1997.
16. L. Nagle and R. Rohrer, “Computer analysis of nonlinear circuits, excluding radiation (CANCER),” IEEE J. Solid-State Circuits, vol. SSC-6, pp. 166-182, Aug. 1971.
17. A. Vladimirescu, The SPICE Book. New York: Wiley, 1994.
18. D. Foty, MOSFET Modeling with SPICE. Englewood Cliffs, NJ: Prentice-Hall, 1997.
19. C. Enz, “MOS transistor modeling for RF integrated circuit design,” in Proc. IEEE Custom Integrated Circuit Conf (CICC), 2000, pp. 189-196.
20. yvol. 15, pp. 68-82, Jan. 1996.
21. A. Vachoux, J.-M. Bergé, O. Levia, and J. Rouillard, Eds., Analog and Mixed-Signal Hardware Description Languages. Norwell, MA: Kluwer, 1997.
22. G. Casinovi and A. Sangiovanni-Vincentelli, “A macromodeling algorithm for analog circuits,” IEEE Trans. Computer-Aided Design, vol. 10, pp. 150-160, Feb. 1991.
23. Y.-C. Ju, V. Rao, and R. Saleh, “Consistency checking and optimization of macromodels,” IEEE Trans. Computer-Aided Design, pp. 957-967, Aug. 1991.
24. B. Antao and F. El-Turky, “Automatic analog model generation for behavioral simulation,” in Proc. IEEE Custom Integrated Circuits Conf (CICC), May 1992, pp. 12.2.1-12.2.4.
25. C. Borchers, L. Hedrich, and E. Barke, “Equation-based behavioral model generation for nonlinear analog circuits,” in Proc. IEEE/ACM Design Automation Conf (DAC), 1996, pp. 236-239.
26. S. Fang, Y. Tsividis, and O. Wing, “SWITCAP: A switched-capac-itor network analysis program-Part I: Basic features,” IEEE Circuits Syst. Mag., vol. 5, pp. 4-10, Sept. 1983.
27. S. Fang, Y. Tsividis, and O. Wing, “SWITCAP: A switched-capac-itor network analysis program-Part I: Advanced applications,” IEEE Circuits Syst. Mag., vol. 5, pp. 41-46, Sept. 1983.
28. J. Vandewalle, H. De Man, and J. Rabaey, ‘Time, frequency, and Z -domain modified nodal analysis of switched-capacitor networks,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 186-195, Mar. 1981.
29. V. Dias, V. Liberali, and F. Maloberti, “TOSCA: A user-friendly behavioral simulator for oversampling A/D converters,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 1991, pp. 2677-2680.
30. K. Kundert, “Simulation methods for RF integrated circuits,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1997, pp. 752-765.
31. R. Telichevesky, K. Kundert, I. Elfadel, and J. White, “Fast simulation algorithms for RF circuits,” in Proc. IEEE Custom Integrated Circuits Conf (CICC), 1996, pp. 437-444.
32. K. Kundert, “Introduction to RF simulation and its applications,” IEEE J. Solid-State Circuits, vol. 34, pp. 1298-1319, Sept. 1999.
33. P. Feldmann and J. Roychowdhury, “Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1996, pp. 295-300.
34. J. Crols, S. Donnay, M. Steyaert, and G. Gielen, “A high-level design and optimization tool for analog RF receiver front-ends,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), 1995, pp. 550-553.
35. A. Demir and A. Sangiovanni-Vincentelli, Analysis and Simulation of Noise in Nonlinear Integrated Circuits and Systems. Norwell, MA: Kluwer, 1998.
36. J. Phillips and K. Kundert, “Noise in mixers, oscillators, samplers, and logic: An introduction to cyclostationary noise,” in Proc. IEEE Custom Integrated Circuits Conf (CICC), 2000, pp. 431-439.
37. L. Pileggi, “Coping with RC(L) interconnect design headaches,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1995, pp. 246-253.
38. L. Pillage and R. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
39. L. Silveira et al., “A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1996, pp. 288-294.
40. M. Kamon, S. McCormick, and K. Shepard, “Interconnect parasitic extraction in the digital IC design methodology." in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD). 1999, pp. 223-230.
41. N. Verghese and D. Allstot, Rapid simulation of substrate coupling effects in mixed-mode ICs," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1993, pp. 18.3.1-18.3.4.
42. R. Gharpurey and R. Meyer, “Modeling and analysis of substrate coupling in integrated circuits,” IEEE J. Solid-State Circuits, vol. 31, pp. 344-353. Mar. 1996.
43. N. Verghese, T. Schmerbeck, and D. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits. Norwell, MA: Kluwer, 1995.
44. T. Blalack. “Design techniques to reduce substrate noise,” in Advances in Analog Circuit Design, Huijsing, van de Plassche, and Sansen, Eds. Norwell, MA: Kluwer, 1999, pp. 193-217.
45. J. Costa, M. Chou, and L. Silveira, “Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal ICs,” IEEE Trans. Computer-Aided Design, vol. 18, pp. 597-607, May 1999.
46. E. Charbon, R. Gharpurey, R. Meyer, and A. Sangiovanni-Vincen-telli, “Substrate optimization based on semi-analytical techniques,” IEEE Trans. Computer-Aided Design, vol. 18, pp. 172-190, Feb. 1999.
47. M. van Heijningen, M. Badaroglu, S. Donnay, M. Engels, and I. Bolsens, “High-level simulation of substrate noise generation including power supply noise coupling,” in Proc. IEEE/ACM Design Automation Conf (DAC), 2000, pp. 446-451.
48. G. Gielen, R Wambacq, and W. Sansen, “Symbolic analysis methods and applications for analog circuits: A tutorial overview,” Proc. IEEE, vol. 82, pp. 287-304, Feb. 1994.
49. F. Fernández, A. Rodríguez-Vazquez, J. Huertas, and G. Gielen, Symbolic Analysis Techniques-Applications to Analog Design Automation. Piscataway, NJ: IEEE Press, 1998.
50. P. Wambacq, F. Fernández, G. Gielen, W. Sansen, and A. Rodríguez-Vázquez, “Efficient symbolic computation of approximated small-signal characteristics,” IEEE J. Solid-State Circuits, vol. 30, pp. 327-330, Mar. 1995.
51. G. Gielen, H. Walscharts, and W. Sansen, “ISAAC: A symbolic simulator for analog integrated circuits.” IEEE J. Solid-State Circuits. vol. 24, pp. 1587-1596, Dec. 1989.
52. P. Wambacq, G. Gielen, P. Kinget, and W. Sansen, “High-frequency distortion analysis of analog integrated circuits,” IEEE Trans. Circuits Syst. II, vol. 46, pp. 335-345, Mar. 1999.
53. S. Seda, M. Degrauwe, and W. Fichtner, “A symbolic analysis tool for analog circuit design automation,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1988, pp. 488-491.
54. F. Fernández, A. Rodríguez-Vázquez, and J. Huertas, “Interactive ac modeling and characterization of analog circuits via symbolic analysis,” Kluwer Int. J. Analog Integrated Circuits Signal Processing, vol. 1, pp. 183-208, Nov. 1991.
55. Q. Yu and C. Sechen, “A unified approach to the approximate symbolic analysis of large analog integrated circuits,” IEEE Trans. Circuits Systems I, vol. 43, pp. 656-669, Aug. 1996.
56. W. Daems, G. Gielen, and W. Sansen, “Circuit complexity reduction for symbolic analysis of analog integrated circuits,” in Proc. IEEE/ACM Design Automation Conf, 1999, pp. 958-963.
57. J. Hsu and C. Sechen, “DC small signal symbolic analysis of large analog integrated circuits,” IEEE Trans. Circuits Systems, vol. 41, pp. 817-828, Dec. 1994.
58. J. Starzyk and A. Konczykowska, “Flowgraph analysis of large electronic networks,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 302-315, Mar. 1986.
59. O. Guerra, E. Roca, F. Fernández, and A. Rodríguez-Vázquez, “A hierarchical approach for the symbolic analysis of large analog integrated circuits,” in Proc. IEEE Design Automation and Test in Europe Conf (DATE), 2000, pp. 48-52.
60. C.-J. Shi and X.-D. Tan, “Canonical symbolic analysis of large analog circuits with determinant decision diagrams,” IEEE Trans. Computer-Aided Design, vol. 19, pp. 1-18, Jan. 2000.
61. X.-D. Tan and C.-J. Shi, “Hierarchical symbolic analysis of analog integrated circuits via determinant decision diagrams,” IEEE Trans. Computer-Aided Design, vol. 19, pp. 401-412, April 2000.
62. F. El-Turky and E. Perry, “BLADES: An artificial intelligence approach to analog circuit design,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 680-691, June 1989.
63. H. Koh, C. Sequin, and P. Gray. ‘OPASYN: A compiler for CMOS operational amplifiers." IEEE Trans. Computer-Aided Design« vol. 9, pp. 113-125. Feb. 1990.
64. P. Veselinovic et al “A flexible topology selection program as part of an analog synthesis system," in Proc. IEEE Eur. Design Test Conf. (ED&TC) 1995, pp. 119-123.
65. R. Harjani and J. Shao, “Feasibility and performance region modeling of analog and digital circuits,” Kluwer Int. J. Analog Integrated Circuits Signal Processing, vol. 10, pp. 23-43, Jan. 1996.
66. P. Maulik, L. R. Carley, and R. Rutenbar, “Simultaneous topology selection and sizing of cell-level analog circuits,” IEEE Trans. Computer-Aided Design, vol. 14, pp. 401-412, Apr. 1995.
67. Z. Ning et al., “SEAS: A simulated evolution approach for analog circuit synthesis,” in Proc. IEEE Custom Integrated Circuits Conf (CICC), 1991, pp. 5.2.1-5.2.4.
68. W. Kruiskamp and D. Leenaerts, “DARWIN: CMOS opamp synthesis by means of a genetic algorithm,” in Proc. ACM/IEEE Design Automation Conf (DAC), 1995, pp. 550-553.
69. G. Gielen and W. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits. Norwell, MA: Kluwer, 1991.
70. M. Degrauwe et al., “IDAC: An interactive design tool for analog CMOS circuits,” IEEE J. Solid-State Circuits, vol. 22, pp. 1106-1115, Dec. 1987.
71. G. Beenker, J. Conway, G. Schrooten, and A. Slenter, “Analog CAD for consumer ICs,” in Analog Circuit Design, J. Huijsing, R. van der Plassche, and W. Sansen. Eds. Norwell, MA: Kluwer, 1993, pp. 347-367.
72. R. Henderson et al., “A spreadsheet interface for analog design knowledge capture and reuse,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1993, pp. 13.3.1-13.3.4.
73. N. Horta, J. Franca, and C. Leme, “Automated high level synthesis of data conversion systems,” in Analogue-Digital ASICs-Circuit Techniques, Design Tools and Applications, Soin, Maloberti. and Franca, Eds. Stevenage, U. K.: Peregrinus. 1991.
74. J. Vital and J. Franca, “Synthesis of high-speed A/D converter architectures with flexible functional simulation capabilities.” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 1992, pp. 2156-2159.
75. C. Toumazou and C. Makris, “Analog IC design automation-I: Automated circuit generation: New concepts and methods,” IEEE Trans. Computer-Aided Design, vol. 14, pp. 218-238, Feb. 1995.
76. C. Makris and C. Toumazou, “Analog IC design automation-II: Automated circuit correction by qualitative reasoning,” IEEE Trans. Computer-Aided Design, vol. 14, pp. 239-254, Feb. 1995.
77. B. Sheu, A. Fung, and Y.-N. Lai, “A knowledge-based approach to analog IC design,” IEEE Trans. Circuits Syst., vol. 35, pp. 256-258, Feb. 1988.
78. J. Harvey, M. Elmasry and B. Leung, “STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits,” IEEE Trans. Computer-Aided Design, vol. 11, pp. 1402-1416, Nov. 1992.
79. G. Gielen, H. Walscharts, and W. Sansen, “Analog circuit design optimization based on symbolic simulation and simulated annealing,” IEEE J. Solid-State Circuits, vol. 25, pp. 707-713, June 1990.
80. K. Swings and W. Sansen, “DONALD: A workbench or interactive design space exploration and sizing of analog circuits,” in Proc. IEEE Eur. Design Automation Conf (EDAC). 1991, pp. 475-479.
81. K. Lampaert, G. Gielen, and W. Sansen, Analog Layout Generation for Performance and Manufacturability. Norwell, MA: Kluwer. 1999.
82. G. Gielen et al., “An analog module generator for mixed analog/digital ASIC design,” Wiley Int. J. Circuit Theory Applicai, vol. 23, pp. 269-283, July-Aug. 1995.
83. F. Medeiro, B. Pérez-Verdu, A. Rodriguez-Vazquez, and J. Huertas, “A vertically-integrated tool for automated design of 3ZA modulators,” IEEE J. Solid-State Circuits, vol. 30, pp. 762-772, July 1995.
84. A. Doboli, A. Nunez-Aldana, N. Dhanwada, S. Ganesan, and R. Ve-muri, “Behavioral synthesis of analog systems using two-layered design space exploration,” in Proc. ACM/IEEE Design Automation Conf. (DAC), 1999, pp. 951-957.
85. F. Leyn, G. Gielen, and W. Sansen, “An efficient dc root solving algorithm with guaranteed convergence for analog integrated CMOS circuits,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1998, pp. 304-307.
86. M. Hershenson, S. Boyd, and T. Lee, “GPCAD: A tool for CMOS op-amp synthesis,” in Proc. IEEE/ACM hit. Conf. Computer-Aided Design (ICCAD), 1998, pp. 296-303.
87. JM. Hershenson, S. Mohan, S. Boyd, and T. Lee, “Optimization of inductor circuits via geometric programming,’ in Proc. IEEE/ACM Design Automation Conf. (DAC), 1999. pp. 994-998.
88. S. Director and R. Rohrer, “Automated network design-The frequency domain case." IEEE Trans, Circuit Theory, vol. 16, pp. 330-337, Aug. 1969.
89. W. Nye, D. Riley, A. Sangiovanni-Vincentelli, and A. Tits, “DE-LIGHT.SPICE: An optimization-based system for the design of integrated circuits,” IEEE Trans. Computer-Aided Design. vol. 7, pp. 501-518, Apr. 1988.
90. F. Medeiro et al, “A statistical optimization-based approach for automated sizing of analog cells.” in Proc. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD), 1994, pp. 594-597.
91. E. Ochotta, R. Rutenbar, and L. R. Carley, “Synthesis of high-performance analog circuits in ASTRX/OBLX,” IEEE Trans. Computer-Aided Design, vol. 15, pp. 273-294, Mar. 1996.
92. E. Ochotta, T. Mukherjee, R. Rutenbar, and L. R. Carley. Practical Synthesis of High-Performance Analog Circuits. Norwell, MA: Kluwer, 1998.
93. R. Schwencker, F. Schenkel, H. Graeb, and K. Antreich, “The generalized boundary curve-A common method for automatic nominal design and design centering of analog circuits,” in Proc. IEEE Design Automation and Test in Europe Conf. (DATE), 2000, pp. 42-47.
94. R. Phelps, M. Krasnicki, R. Rutenbar, L. R. Carley, and J. Heliums, “ANACONDA: Robust synthesis of analog circuits via stochastic pattern search,” in Pwc. Custom Integrated Circuits Conf (CICC), 1999, pp. 567-570.
95. M. Krasnicki, R. Phelps, R. Rutenbar, and L. R. Carley, “MAELSTROM: Efficient simulation-based synthesis for custom analog cells,” in Proc. ACM/IEEE Design Automation Conf (DAC), 1999, pp. 945-950.
96. R. Phelps, M. Krasnicki, R. Rutenbar, L. R. Carley, and J. Heliums, “A case study of synthesis for industrial-scale analog IP: Redesign of the equalizer/filter frontend for an ADSL CODEC,” in Prvc. ACM/IEEE Design Automation Conf (DAC), 2000, pp. 1-6.
97. H. Onodera, H. Kanbara, and K. Tamaru, “Operational-amplifier compilation with performance optimization,” IEEE J. Solid-State Circuits. vol. 25, pp. 466-473, Apr. 1990.
98. J. Crols, S. Donnay, M. Steyaert, and G. Gielen, “A high-level design and optimization tool for analog RF receiver front-ends,” in Pwc. Int. Conf Computer-Aided Design (ICCAD), Nov. 1995, pp. 550-553.
99. J. Assael, P. Senn and M. Tawfik, “A switched-capacitor filter silicon compiler,” IEEE J. Solid-State Circuits, vol. 23, pp. 166-174, Feb. 1988.
100. G. Gielen and J. Franca, “CAD tools for data converter design: An overview,” IEEE Trans. Circuits Systems II:, vol. 43, pp. 77-89, Feb.1996.
101. S. Director, W. Maly, and A. Strojwas, VLSI Design for Manufacturing: Yield Enhancement. Norwell, MA: Kluwer, 1990.
102. J. Zhang and M. Styblinski, Yield and Variability Optimization of Integrated Circuits. Norwell, MA: Kluwer, 1995.
103. T. Mukherjee, L. R. Carley, and R. Rutenbar, “Synthesis of manufacturable analog circuits,” in Proc. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD), Nov. 1995. pp. 586-593.
104. G. Debyser and G. Gielen, “Efficient analog circuit synthesis with simultaneous yield and robustness optimization,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD). Nov. 1998, pp. 308-311.
105. J. Kuhn, “Analog module generators for silicon compilation,” in VLSI System Design. 1987.
106. J. Rijmenants et al., “ILAC: An automated layout tool for analog CMOS circuits,” IEEE J. Solid-State Circuits, vol. 24, pp. 417-425, Apr. 1989.
107. J. Cohn, D. Garrod, R. Rutenbar and L. R. Carley, Analog DeviceLevel Layout Generation. Norwell, MA: Kluwer, 1994.
108. D. Garrod, R. Rutenbar, and L. R. Carley, “Automatic layout of custom analog cells in ANAGRAM.” in Proc. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD). Nov. 1988. pp. 544-547.
109. J. Cohn, D. Garrod, R. Rutenbar, and L. R. Carley. “KOAN/ANA-GRAM II: New tools for device-level analog placement and routing,” IEEE J. Solid-State Circuits. vol. 26, pp. 330-342, Mar. 1991.
110. M. Mogaki et al., “LADIES: An automated layout system for analog LSI's,” in Proc. ACM/IEEE Int. Conf. Computer-Aided Design (ICCAD). Nov. 1989, pp. 450-453.
111. V. Meyer zu Bexten, C. Moraga, R. Klinke, W. Brockherde, and K. Hess, “ALSYN: Flexible rule-based layout synthesis for analog ICs,” IEEE J. Solid-State Circuits. vol. 28. pp. 261-268, Mar. 1993.
112. E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli, “Automation of IC layout with analog constraints.” IEEE Trans. Computer-Aided Design, vol. 15. pp. 923-942, Aug. 1996.
113. E. Malavasi and A. Sangiovanni-Vincentelli, “Area routing for analog layout,” IEEE Trans. Computer-Aided Design, vol. 12, pp. 1186-1197, Aug. 1993.
114. E. Charbon, E. Malavasi, U. Choudhury, A. Casotto, and A. Sangio-vanni-Vincentelli, “A constraint-driven placement methodology for analog integrated circuits; in Proc. IEEE Custom Integrated Circuits Conf. (CICC). May 1992, pp. 28.2.1-28.2.4.
115. E. Malavasi, E. Felt, E. Charbon, and A. Sangiovanni-Vincentelli, “Symbolic compaction with analog constraints,” Wiley Int. Journal Circuit Theory Applicat. vol. 23, pp. 433-452, July-Aug. 1995.
116. B. Basaran, R. Rutenbar, and L. R. Carley, “Latchup-aware placement and parasitic-bounded routing of custom analog cells,” in Proc. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD), Nov. 1993.
117. K. Lampaert, G. Gielen, and W. Sansen, “A performance-driven placement tool for analog integrated circuits,” IEEE J. Solid-State Circuits, vol. 30, pp. 773-780, July 1995.
118. K. Lampaert, G. Gielen, and W. Sansen, “Analog routing for performance and manufacturability,” in Proc. IEEE Custom Integrated Circuits Conf (CICC), May 1996. pp. 175-178.
119. U. Choudhury and A. Sangiovanni-Vincentelli, “Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits,” IEEE Trans. Computer-Aided Design. vol. 12, pp. 208-224, Feb. 1993.
120. E. Charbon, E. Malavasi, and A. Sangiovanni-Vincentelli. “Generalized constraint generation for analog circuit design,” in Proc. ACM/EEE Int. Conf. Computer-Aided Design (ICCAD). Nov. 1993, pp. 408-414.
121. E. Malavasi and D. Pandini, “Optimum CMOS stack generation with analog constraints,” IEEE Trans. Computer-Aided Design, vol. 14. pp. 107-122, Jan. 1995.
122. B. Basaran and R. Rutenbar, “An O(n) algorithm for transistor stacking with performance constraints,” in Proc. ACM/IEEE Design Automation Conf (DAC), June 1996.
123. J. Prieto, A. Rueda, J. Quintana, and J. Huertas, “A performance-driven placement algorithm with simultaneous place&route optimization for analog IC's,” in Proc. IEEE Eur. Design Test Conf. (ED&TC), 1997, pp. 389-394.
124. R. Okuda, T. Sato, H. Onodera, and K. Tamuru, “An efficient algorithm for layout compaction problem with symmetry constraints,” in Proc. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD), Nov. 1989, pp. 148-151.
125. J. Cohn, D. Garrod, R. Rutenbar, and L. R. Carley. “Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II.” in Proc. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD), Nov. 1991, pp. 394-397.
126. H. Yaghutiel, A. Sangiovanni-Vincentelli, and P. Gray, “A methodology for automated layout of switched-capacitor filters,” in Pme. ACM/IEEE Int. Conf Computer-Aided Design (ICCAD), Nov. 1986, pp. 444-447.
127. C. Kimble et al, “Analog autorouted VLSI,” in Pwc. IEEE Custom Integrated Circuits Conf (CICC), June 1985.
128. R. Gyurcsik and J. Jeen. “A generalized approach to routing mixed analog and digital signal nets in a channel,” IEEE J. Solid-State Circuits, vol. 24, pp. 436-442, Apr. 1989.
129. U. Choudhury and A. Sangiovanni-Vincentelli, “Constraint-based channel routing for analog and mixed analog/digital circuits.” IEEE Trans. Computer-Aided Design, vol. 12. pp. 497-510, Apr. 1993.
130. S. Mitra, S. Nag, R. Rutenbar, and L. R. Carley, “System-level routing of mixed-signal ASICs in WREN,” in ACM/IEEE Int. Conf. Computer-Aided Design (ICCAD), Nov. 1992.
131. S. Mitra, R. Rutenbar, L. R. Caney, and D. Allstot. “Substrate-aware mixed-signal macrocell placement in WRIGHT.” IEEE J. Solid-State Circuits, vol. 30. pp. 269-278, Mar. 1995.
132. B. Stanisic, N. Verghese, R. Rutenbar, L. R. Carley, and D. Allstot. “Addressing substrate coupling in mixed-mode ICs: Simulation and power distribution synthesis,” IEEE J. Solid-State Circuits, vol. 29. Mar. 1994.
133. B. Stanisic, R. Rutenbar, and L. R. Carley, Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs. Norwell. MA: Kluwer, 1996.
134. J S. Director, R Feldmann, and K. Krishna, “Optimization of parametric yield: A tutorial,” in Proc. IEEE Custom Integrated Circuits Conf. (CICCl) 1992, pp. 3.1.1-3.1.8.
135. K. Antreich, H. Graeb, and C. Wieser, “Circuit analysis and optimization driven by worst-case distances,” IEEE Trans. Computer-Aided Design, vol. 13, pp. 57-71, Jan. 1994.
136. C. Guardiani, P. Scandolara, J. Benkoski, and G. Nicollini, “Yield optimization of analog IC’s using two-step analytic modeling methods,” IEEE J. Solid-State Circuits, vol. 28, pp. 778-783, July 1993.
137. M. Conti, P. Crippa, S. Orcioni, and C. Turchetti, “Parametric yield formulation of MOS IC’s affected by mismatch effect,” IEEE Trans. Computer-Aided Design, vol. 18, pp. 582-596, May 1999.
138. J. Huertas, “Test and design for testability of analog and mixed-signal integrated circuits,” in Selected Topics in Circuits and Systems, H. Dedieu, Ed. Amsterdam, The Netherlands: Elsevier, 1993, pp. 77-156.
139. B. Vinnakota, Ed., Analog and Mixed-Signal Test. Englewood Cliffs, NJ: Prentice-Hall, 1998.
140. M. Sachdev, Defect Oriented Testing for CMOS Analog and Digital Circuits. Norwell, MA: Kluwer, 1998.
141. C. Sebeke, J. Teixeira, and M. Ohletz, “Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits,” in Proc. IEEE Eur. Design Test Conf (ED&TC), 1995, pp. 464-468.
142. G. Devarayanadurg and M. Soma, “Dynamic test signal design for analog ICs,” in Proc. IEEE/ACM Int. Conf Computer-Aided Design (ICCAD), 1995, pp. 627-630.
143. W. Verhaegen, G. Van der Plas, and G. Gielen, “Automated test pattern generation for analog integrated circuits,” in Proc. IEEE VLSI TestSymp. (VTS), 1997, pp. 296-301.
144. K. Wagner and T. Williams, “Design for testability of mixed signal integrated circuits,” in Proc. IEEE Int. Test Conf (ITC), 1988, pp. 823-829.
145. C. Wey, “Built-in self-test (BIST) structure for analog circuit fault diagnosis,” IEEE Trans. Instrum. Meas., vol. 39, pp. 517-521, June 1990.
146. K. Arabi and B. Kaminska, “Oscillation-test strategy for analog and mixed-signal integrated circuits,” in Proc. IEEE VLSI Test Symp. (VTS), 1996, pp. 476-482.
147. G. Roberts and A. Lu, Analog Signal Generation for Built-In Self-Test of Mixed-Signal Integrated Circuits. Norwell, MA: Kluwer, 1995.
148. M. Ohletz, “Hybrid built-in self test (HBIST) for mixed analogue/digital integrated circuits,” in Proc. IEEE Eur. Test Conf (ETC), 1991, pp. 307-316.
149. IEEE 1149.4 Standard for Mixed-Signal Test Bus, 1997.