-
1
-
-
33747797819
-
-
1993, ch. 18, pp. 421-445.
-
fil G. Gielen, K. Swings, and W. Sansen, "Open analog synthesis system based on declarative models," in Analog Circuit Design, Huijsing, van der Plassche, and Sansen, Eds. Boston, MA: Kluwer Academic, 1993, ch. 18, pp. 421-445.
-
"Open Analog Synthesis System Based on Declarative Models," in Analog Circuit Design, Huijsing, Van der Plassche, and Sansen, Eds. Boston, MA: Kluwer Academic
-
-
Gielen, G.1
Swings, K.2
Sansen, W.3
-
2
-
-
0028044345
-
-
1994, pp. 369-372.
-
H. Chang, E. Liu, R. Neff, E. Felt, E. Malavasi, E. Charbon, A. Sangiovanni-Yincentelli, and P. Gray, "Top-down, constraint-driven design methodology based generation of n-bit interpolatrve current source D/A converters." in Proc. Custom IntegraJ. Circuits Conf. (CICC), 1994, pp. 369-372.
-
"Top-down, Constraint-driven Design Methodology Based Generation of N-bit Interpolatrve Current Source D/A Converters." in Proc. Custom IntegraJ. Circuits Conf. (CICC)
-
-
Chang, H.1
Liu, E.2
Neff, R.3
Felt, E.4
Malavasi, E.5
Charbon, E.6
Sangiovanni-Yincentelli, A.7
Gray, P.8
-
3
-
-
33747808071
-
-
1994, pp. 164-167.
-
F, Medeiro, B. Ferez-Verdü, A. Rodnguez-Vazquez, and J. L. Huertas, "A vertically-integrated tool for automated design of SA modulators," in Proc. Euro. Solid-Stale Circuits Conf.(ESSCJRC), 1994, pp. 164-167.
-
"A Vertically-integrated Tool for Automated Design of SA Modulators," in Proc. Euro. Solid-Stale Circuits Conf.(ESSCJRC)
-
-
Medeiro1
Ferez-Verdü, B.2
Rodnguez-Vazquez, A.3
Huertas, J.L.4
-
4
-
-
0026368739
-
-
1991, pp. 1789-1792.
-
N. Horta, J. Franca, and C. Lerne, "Framework for architecture synthesis of data conversion systems employing binary-weighted capacitor arrays," in Proc. Int. Symp. Circuits Syst. (ISCAS), 1991, pp. 1789-1792.
-
"Framework for Architecture Synthesis of Data Conversion Systems Employing Binary-weighted Capacitor Arrays," in Proc. Int. Symp. Circuits Syst. (ISCAS)
-
-
Horta, N.1
Franca, J.2
Lerne, C.3
-
5
-
-
0026103935
-
-
vol. 10, pp. 150-160, Feb. 1991.
-
[5J G. Casinovi and A. Sangiovanni-Vincentelli, "A macrornodeling algorithm for analog circuits," IEEE Trans. Computer-Aided Design, vol. 10, pp. 150-160, Feb. 1991.
-
"A Macrornodeling Algorithm for Analog Circuits," IEEE Trans. Computer-Aided Design
-
-
Casinovi, J.G.1
Sangiovanni-Vincentelli, A.2
-
6
-
-
0025384501
-
"Table-based modeling of A-Smodulators using ZSIM,"
-
vol. 9, pp. 142-150, Feb. 1990.
-
[61 G. Brauns et al., "Table-based modeling of A-Smodulators using ZSIM," IEEE Tram. Computer-Aided Design, vol. 9, pp. 142-150, Feb. 1990.
-
IEEE Tram. Computer-Aided Design
-
-
Brauns, G.1
-
8
-
-
0026369824
-
-
1991, pp. 2677-2680.
-
V. Dias, V. Liberali, and F. Maloberti, "TOSCA: A user-friendly behavioral simulator for oversampling A/D converters," in Proc. Int. Symp. Circuits Sysl. (ISCAS), 1991, pp. 2677-2680.
-
"TOSCA: A User-friendly Behavioral Simulator for Oversampling A/D Converters," in Proc. Int. Symp. Circuits Sysl. (ISCAS)
-
-
Dias, V.1
Liberali, V.2
Maloberti, F.3
-
11
-
-
33747761048
-
-
1992, pp. 2561-2564.
-
N. Horta, J. Vital, and J. Franca, "Automatic multi-level rnacromodel generation for data conversion systems employing binary-weighted capacitor arrays," in Proc. Int. Symp. Circuits Syst.(ISCAS), 1992, pp. 2561-2564.
-
"Automatic Multi-level Rnacromodel Generation for Data Conversion Systems Employing Binary-weighted Capacitor Arrays," in Proc. Int. Symp. Circuits Syst.(ISCAS)
-
-
Horta, N.1
Vital, J.2
Franca, J.3
-
13
-
-
33747773161
-
-
1992, pp. 464-468.
-
G. Gielen, E. Liu, A. Sangiovanni-Vincentelli, and P. Gray, "Analog behavioral models for synthesis and simulation of mixed-signal systems," in Proc. Euro. Design Automation Conf.(EDAC), 1992, pp. 464-468.
-
"Analog Behavioral Models for Synthesis and Simulation of Mixed-signal Systems," in Proc. Euro. Design Automation Conf.(EDAC)
-
-
Gielen, G.1
Liu, E.2
Sangiovanni-Vincentelli, A.3
Gray, P.4
-
17
-
-
0024029371
-
-
vol. 7, pp. 668-674, June 1988.
-
B. Böser, K.-P. Karmann, H. Martin, and B. Wooley, "Simulating and testing oversampled analog-to-digital converters," IEEE Trans. Computer-Aided Design, vol. 7, pp. 668-674, June 1988.
-
"Simulating and Testing Oversampled Analog-to-digital Converters," IEEE Trans. Computer-Aided Design
-
-
Böser, B.1
Karmann, K.-P.2
Martin, H.3
Wooley, B.4
-
18
-
-
0026120928
-
-
26, pp. 283-290, Mar. 1991.
-
G. Ruan, "A behavioral model of A/D converters using a mixed-mode simulator," IEEE .J. Solid-State Circuits, vol. 26, pp. 283-290, Mar. 1991.
-
"A Behavioral Model of A/D Converters Using A Mixed-mode Simulator," IEEE .J. Solid-State Circuits, Vol.
-
-
Ruan, G.1
-
19
-
-
0027068856
-
-
1991. pp. 386-389.
-
E. Liu, A. Sangiovanni-Vincentelli, G. Gielen, and P. Gray, "A behav.ioral representation for Nyquist-rate A/D converters," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1991. pp. 386-389.
-
"A Behav.ioral Representation for Nyquist-rate A/D Converters," in Proc. Int. Conf. Computer-Aided Design (ICCAD)
-
-
Liu, E.1
Sangiovanni-Vincentelli, A.2
Gielen, G.3
Gray, P.4
-
20
-
-
84870967597
-
-
1992, pp. 2144-2147.
-
E. Liu, G. Gielen, H. Chang, A. Sangiovanni-Vmcentelli, and P. Gray, "Behavioral modeling and simulation of data converters," in Proc. Int. Symp. Circuits Syst. (ISCAS), 1992, pp. 2144-2147.
-
"Behavioral Modeling and Simulation of Data Converters," in Proc. Int. Symp. Circuits Syst. (ISCAS)
-
-
Liu, E.1
Gielen, G.2
Chang, H.3
Sangiovanni-Vmcentelli, A.4
Gray, P.5
-
21
-
-
33747786492
-
-
1993, ch. 15, pp. 347-367.
-
G. Beenker, J. Conway, G. Schrooten, and A. Slenter, "Analog CAD for consumer IC's," in Analog Circuit Design, Huijsing, van der Flassche, and Sansen Eds. Boston, MA: Kluwer Academic, 1993, ch. 15, pp. 347-367.
-
"Analog CAD for Consumer IC's," in Analog Circuit Design, Huijsing, Van der Flassche, and Sansen Eds. Boston, MA: Kluwer Academic
-
-
Beenker, G.1
Conway, J.2
Schrooten, G.3
Slenter, A.4
-
24
-
-
84936071801
-
"IDAC: An interactive design tool for analog CMOS circuits,"
-
22, pp. 1106-1116, Dec. 1987.
-
M. Degrauwe et al., "IDAC: An interactive design tool for analog CMOS circuits," IEEE J. Solid-State Circuits, vol. SC22, pp. 1106-1116, Dec. 1987.
-
IEEE J. Solid-State Circuits, vol. SC
-
-
Degrauwe, M.1
-
25
-
-
33747786144
-
-
(1SCAS), 1992, pp. 2160-2163.
-
G. Jusuf, P. Gray, and A. Sangiovanni-Vincentelli, "A performancedriven analog-to-digita] converter module generator," in Proc. Int. Symp. Circuits Syst. (1SCAS), 1992, pp. 2160-2163.
-
"A Performancedriven Analog-to-digita Converter Module Generator," in Proc. Int. Symp. Circuits Syst.
-
-
Jusuf, G.1
Gray, P.2
Sangiovanni-Vincentelli, A.3
-
27
-
-
33747789702
-
-
1991, ch. 17.
-
N. Horta, J. Franca, and C. Lerne, "Automated high level synthesis of data conversion systems," in Analogue-Digital ASICs-Circuit Techniques, Design Tool, and Applications, Soin, Maioberti, and Franca, Eds. London: Peler Peregrinus Ltd., 1991, ch. 17.
-
"Automated High Level Synthesis of Data Conversion Systems," in Analogue-Digital ASICs-Circuit Techniques, Design Tool, and Applications, Soin, Maioberti, and Franca, Eds. London: Peler Peregrinus Ltd.
-
-
Horta, N.1
Franca, J.2
Lerne, C.3
-
29
-
-
33750501904
-
-
1992, pp. 2152-2155.
-
L. R. Carley, P. Fung, P. Donehue, and A. Biyabani, "Numerical optimization-based synthesis of pipelined A/D converters," in Proc. Int. Symp. Circuits Syst. (ISCAS), 1992, pp. 2152-2155.
-
"Numerical Optimization-based Synthesis of Pipelined A/D Converters," in Proc. Int. Symp. Circuits Syst. (ISCAS)
-
-
Carley, L.R.1
Fung, P.2
Donehue, P.3
Biyabani, A.4
-
32
-
-
0022768594
-
-
33, pp. 775-785, Aug. 1986.
-
M. Van den Bossche, J. Schoukens, and J. Renneboog, "Dynamic testing and diagnosis of A/D converters," IEEE Trans. Circuits Syst., vol. CAS33, pp. 775-785, Aug. 1986.
-
"Dynamic Testing and Diagnosis of A/D Converters," IEEE Trans. Circuits Syst., Vol. CAS
-
-
Van Den Bossche, M.1
Schoukens, J.2
Renneboog, J.3
-
33
-
-
0021586344
-
-
19, Dec. 1984.
-
.1. Doernhe.rg, H -S. Lee, and D. Hodges, "Full speed testing of A/D converters," IEEE J. Solid-State Circuits, vol. SC19, Dec. 1984.
-
"Full Speed Testing of A/D Converters," IEEE J. Solid-State Circuits, Vol. SC
-
-
Doernherg1
Lee, H.S.2
Hodges, D.3
-
35
-
-
0027150380
-
-
1993, pp. 1595-1598.
-
J. Vital, J. Franca, and N. Suva, "Fully-digital testability of a highspeed conversion system," in Proc. Int. Symp. Circuits Syst. (ISCAS), 1993, pp. 1595-1598.
-
"Fully-digital Testability of A Highspeed Conversion System," in Proc. Int. Symp. Circuits Syst. (ISCAS)
-
-
Vital, J.1
Franca, J.2
Suva, N.3
-
37
-
-
0028713671
-
-
1994, pp. 491-494.
-
K. Arabi, B. Kaminska, and J. Rzeszut, "A new built-in self-test approach for digital-to-analog and analog-to-digital converters," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1994, pp. 491-494.
-
"A New Built-in Self-test Approach for Digital-to-analog and Analog-to-digital Converters," in Proc. Int. Conf. Computer-Aided Design (ICCAD)
-
-
Arabi, K.1
Kaminska, B.2
Rzeszut, J.3
-
40
-
-
0027983378
-
-
1994, pp. 413-416.
-
E. Liu, W. Kao, E. Felt, and A. Sangiovanni-Vincentelli, "Analog testability analysis and fault diagnosis using behavioral modeling," in Proc. Custom Intégrât. Circuits Conf. (CICC), 1994, pp. 413-416.
-
"Analog Testability Analysis and Fault Diagnosis Using Behavioral Modeling," in Proc. Custom Intégrât. Circuits Conf. (CICC)
-
-
Liu, E.1
Kao, W.2
Felt, E.3
Sangiovanni-Vincentelli, A.4
-
41
-
-
0028058409
-
-
3rd IEE Int. Conf. AnalogueDigital and Digital-Analogue Conversion Techniques and Applications, July 1994.
-
N. Silva, J. Vital, and J. Franca, "Automatic nonlinearity signature analysis of data converters," in Proc. 3rd IEE Int. Conf. AnalogueDigital and Digital-Analogue Conversion Techniques and Applications, July 1994.
-
"Automatic Nonlinearity Signature Analysis of Data Converters," in Proc.
-
-
Silva, N.1
Vital, J.2
Franca, J.3
|