The End of Moore's Law: A New Beginning for Information Technology

Computing in Science and Engineering

Volumn 19, Issue 2, 2017, Pages 41-50

  Theis, Thomas N ^a   Philip Wong, H S ^b  

^a Howard Hughes Medical Institute   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

algorithms implemented in hardware; emerging technologies; introductory and survey; memory technologies; neural nets; scientific computing

Indexed keywords

MINIATURE INSTRUMENTS; NATURAL SCIENCES COMPUTING; NEURAL NETWORKS;

ALGORITHMS IMPLEMENTED-IN-HARDWARE; EMERGING TECHNOLOGIES; FOCUS OF RESEARCHES; INTEGRATION TECHNOLOGIES; INTRODUCTORY AND SURVEY; MEMORY TECHNOLOGY; PHYSICAL LIMITS; SEMICONDUCTOR ELECTRONICS;

FIELD EFFECT TRANSISTORS;

EID: 85016262217     PISSN: 15219615     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCSE.2017.29     Document Type: Article

References (35)

1. G.E. Moore, "Cramming More Components onto Integrated Circuits, " Electronics, vol. 38, no. 8, 1965, pp. 1-14.
2. G.E. Moore, "Progress in Digital Integrated Elect ron ic s, " Proc. Technical Digest Int' l Electron Devices Meeting, vol. 21, pp. 11-13, 1975.
3. H.D. Gilbert, ed., Miniaturization, Reinhold Publishing, 1961.
4. G.E. Moore, "Lithography and the Future of Moore's Law, " SPIE, vol. 2438, 1995; http://proceedings. spiedigitallibrary.org/data/Conferences/SPIEP/54397/2-1.pdf.
5. R. Landauer, "Dissipation and Noise Immunity in Computation and Communication, " Nature, vol. 335, Oct. 1988, pp. 779-784.
6. R.H. Dennard et al., "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions, " IEEE J. Solid-State Circuits, vol. 9, no. 5, 1974, pp. 256-268.
7. H. Sutter, "The Free Lunch Is Over: A Fundamental Turn toward Concurrency in Software, " Dr. Dobbs J., vol. 30, no. 3, 2005; www.gotw.ca/publications/concurrency-ddj.htm.
8. T.N. Teis and P.M. Solomon, "In Quest of the 'Next Switch': Prospects for Greatly Reduced Power Dissipation in a Successor to the Silicon Field Effect Transistor, " Proc. IEEE, vol. 98, no. 12, 2010, pp. 2005-2014.
9. Y. Taur et al., "CMOS Scaling into the nm Regime, " Proc. IEEE, vol. 85, no. 4, 1997, pp. 486-504.
10. D.J. Frank et al., "Device Scaling Limits of Si MOS-FETs and Teir Application Dependencies, " Proc. IEEE, vol. 89, no. 3, 2001, pp. 259-288.
11. W. Haensch et al., "Silicon CMOS Devices beyond Scaling, " IBM J. Research and Development, vol. 50, July/Sept. 2006, pp. 339-361.
12. H.-S.P. Wong, "Beyond the Conventional Transistor, " IBM J. Research and Development, vol. 46, Mar./May 2002, pp. 133-168.
13. K.J. Kuhn, "Considerations for Ultimate CMOS Scaling, " IEEE Trans. Electronic Devices, vol. 59, no. 7, 2012, pp. 1813-1828.
14. H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling, " IEEE Micro, May/June 2012, pp. 122-134.
15. S. Borkar and A. A. Chien, "The Future of Microprocessors, " Comm. ACM, vol. 54, no. 5, 2011, pp. 67-77.
16. T.-J. King Liu and K. Kuhn, eds., CMOS and Beyond: Logic Switches for Terascale Integrated Circuits, Cambridge Univ. Press, 2015.
17. M.M.S. Aly et al., "Energy-Efcient Abundant-Data Computing: The N3XT 1, 000X, " Computer, Dec. 2015, pp. 24-33.
18. H.-S.P. Wong and S. Salahuddin, "Memory Leads the Way to Better Computing, " Nature Nanotech-nology, vol. 10, no. 3, 2015, pp. 191-194.
19. S. Mueller et al., "Incipient Ferroelectricity in Al-Doped HfO2 Tin Films, " Advanced Functional Materials, vol. 22, no. 11, 2012, pp. 2412-2417.
20. H.-S.P. Wong et al., Stanford Memory Trends, tech. report, Stanford Univ., 2016; https://nano.stanford. edu/stanford-memory-trends.
21. B. Behin-Aein et al., "Proposal for an All-Spin Logic Device with Built-In Memory, " Nature Nanotech-nology, vol. 5, 2010, pp. 266-270.
22. S. Fusil et al., "Magnetoelectric Devices for Spin-tronics, " Ann. Rev. Materials Research, vol. 44, July 2014, pp. 91-116.
23. H.-Y. Chen et al., "HfOx Based Vertical RRAM for Cost-Efective 3D Cross-Point Architecture without Cell Selector, " Proc. IEEE Int'l Electron Devices Meeting, 2012, pp. 497-500.
24. M. Bruel, "The History, Physics, and Applications of the Smart-Cut Process, " MRS Bulletin, vol. 23, no. 12, 1998, pp. 35-39.
25. L. Clavelier et al., "Engineered Substrates for Future More Moore and More than Moore Integrated Devices, " Proc. Int'l Electron Devices Meeting, 2010, pp. 2-6.
26. M. Shulaker et al., "Carbon Nanotube Computer, " Nature, vol. 501, Sept. 2013, pp. 256-530.
27. K.S. Novoselov et al., "Two-Dimensional Atomic Cr ysta ls, " Proc. Nat'l Academy of Sciences, vol. 102, no. 30, 2005, pp. 10451-10453.
28. V.C. Cabezas and P. Stanley-Marbell, "Parallelism and Data Move ment Characterization of Contemporary Application Classes, " Proc. 23rd Ann. ACM Symp. Parallelism in Algorithms and Architectures, 2011, pp. 95-104.
29. Y. LeCun, Y. Bengio, and G. Hinton, "Deep Learning, " Nature, vol. 521, May 2016, pp. 436-444.
30. K. Ovtcharov et al., "Accelerating Deep Convolution-al Neural Networks Using Specialized Hardware, " Microsoft, 2015; www.microsoft.com/en-us/research/publication/accelerating-deep-convolutional-neural-networks-using-specialized-hardware.
31. P.A. Merolla et al., "A Million Spiking-Neuron Integrated Circuit with a Scalable Communication Network and Interface, " Science, vol. 345, no. 6197, 2014, pp. 668-673.
32. S.B. Eryilmaz et al., "Device and System Level Design Considerations for Analog-Non-Volatile-Memory Based Neuromorphic Architectures, " Proc. IEEE Int' l Electron Devices Meeting, 2015, pp. 64-67.
33. D. Kuzum, S. Yu, and H.-S.P. Wong, "Synaptic Electronics: Materials, Devices and Applications, " Nanotechnology, vol. 24, no. 38, 2013, p. 38.
34. D. Fan et al., "Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efcient Brain-Inspired Computing, " IEEE Trans. Neural Networks and Learning Systems, Aug. 2015; doi:10.1109/TNNLS.2015.2462731.
35. L. Whitman, R. Bryant, and T. Kalil, "A Nano-technology-Inspired Grand Challenge for Future Computing, " blog, 25 Oct. 2015; https://www. whitehouse.gov/blog/2015/10/15/nanotechnology-inspired-grand-challenge-future-computing.