Memory leads the way to better computing

Nature Nanotechnology

Volumn 10, Issue 3, 2015, Pages 191-194

  Wong, H S Philip ^a   Salahuddin, Sayeef ^b  

^a Stanford University   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL STORAGE; ENERGY EFFICIENCY;

COMPUTING PERFORMANCE; NONVOLATILE MEMORY DEVICES; PHYSICAL MECHANISM;

GREEN COMPUTING;

COMPUTER ANALYSIS; DATA STORAGE DEVICE; ENERGY; INFORMATION STORAGE; INFORMATION TECHNOLOGY; MICROPROCESSOR; NOTE; PRIORITY JOURNAL; RANDOM ACCESS MEMORY;

EID: 84924548103     PISSN: 17483387     EISSN: 17483395     Source Type: Journal    
DOI: 10.1038/nnano.2015.29     Document Type: Note

References (36)

1. Shulaker, M. et al. Monolithic 3D integration: a path from concept to reality http://www.date-conference.com/conference/session/9.8 (2015).
2. Kogge, P. (ed.) ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems (DARPA Information Processing Techniques Office, 2008); http://www.cse.nd.edu/Reports/2008/TR-2008-13.pdf
3. Itoh, K. VLSI Memory Chip Design (Springer, 2001).
4. Borkar, S. & Chien, A. W. Commun. Assoc. Comput. Machin. 54, 67-77 (2011).
5. http://www-03.ibm.com/press/us/en/pressrelease/20209.wss
6. http://www.hgst.com/science-of-storage/about-hgst-research/innovation-timeline
7. http://www-03.ibm.com/ibm/history/exhibits/storage/storage-350.html
8. Brewer, J. & Gill, M. (eds) Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices (Wiley/IEEE, 2011).
9. Qureshi, M. K., Srinivasan, V. & Rivers, J. A. SIGARCH Comput. Archit. News 37, 24-33 (2009).
10. Parkin, S. S. P. Proc. Int. Electron Devices Meeting (IEDM) 903-906 (2004).
11. Freitas, R. F. & Wilcke, W. W. IBM J. Res. Dev. 52, 439-447 (2008).
12. Burr, G. W. et al. IBM J. Res. Dev. 52, 449-464 (2008).
13. Kent, A. D. & Worledge, D. Nature Nanotech. 10, 187-191 (2015).
14. Khvalkovskiy, A. V. et al. J. Phys. D 46, 74001 (2013).
15. th ACM/EDAC/IEEE 486-491 (2012).
16. Datta, S., Salahuddin, S. & Behin-Aein, B. Appl. Phys. Lett. 101, 252411 (2012).
17. Bhowmik, D., You, L. & Salahuddin, S. Nature Nanotech. 9, 59-63 (2014).
18. Wong, H.-S. P. et al. Proc. IEEE 98, 2201-2227 (2010).
19. Yamada, N. et al. Jpn. J. Appl. Phys. 26, 61-66 (1987).
20. Liang, J., Jeyasingh, R. G. D., Chen, H-Y. & Wong, H.-S. P. IEEE Trans. Electron Devices 59, 1155-1163 (2012).
21. Takaura, N. et al. VLSI Technol Symp. T130-T131 (2013).
22. Waser, R. & Aono, M. Nature Mater. 6, 833-840 (2007).
23. Wong, H.-S. P. et al. Proc. IEEE 100, 1951-1970 (2012).
24. Kamiya, K. et al. Phys. Rev. B 87, 155201 (2013).
25. Prince, B. Vertical 3D Memory Technologies (Wiley, 2014).
26. Waser, R., Dittmann, R., Staikov, G. & Szot, K. Adv. Mater. 21, 2632-2663 (2009).
27. Zahurak, J. et al. Int. Electron Devices Meeting (IEDM) 140-144, Paper 6.2 (2014).
28. Lai, S. & Lowrey, T. Int. Electron Devices Meeting (IEDM) Paper 36.5 (2001).
29. Bette, A. et al. Digest of Technical Papers: 2003 Symp. VLSI Circuits 217-220 (IEEE, 2003).
30. Akerman, J. Science 308, 508-510 (2005).
31. http://www.cccblog.org/2012/05/29/21st-century-computer-architecture
32. rd Int. Conf. Application-Specific Systems, Architectures Processors (ASAP) 125-132 (2012).
33. Shulaker, M. et al. Nature 501, 256-530 (2013).
34. Wang, H. et al. Int. Electron Devices Meeting (IEDM) 88-91 (2012).
35. https://nano.stanford.edu/stanford-memory-trends
36. Ebrahimi, M. S. et al. SOI-3D-Subthreshold Microelectronics Technology Unified Conf. (S3S) 1-2 http://dx.doi.org/10.1109/S3S.2014.7028198 (IEEE, 2014).